Home
last modified time | relevance | path

Searched +full:1 +full:- +full:bit +full:- +full:only (Results 1 – 25 of 1118) sorted by relevance

12345678910>>...45

/linux-6.14.4/drivers/comedi/drivers/
Dplx9080.h1 /* SPDX-License-Identifier: GPL-2.0+ */
26 * struct plx_dma_desc - DMA descriptor format for PLX PCI 9080
32 * Describes the format of a scatter-gather DMA descriptor for the PLX
33 * PCI 9080. All members are raw, little-endian register values that
37 * The DMA descriptors must be aligned on a 16-byte boundary. Bits 3:0
40 * terminal count" bit, and a data transfer direction.
50 * Register Offsets and Bit Definitions
55 /* Local Address Space 1 Range Register */
58 #define PLX_LASRR_IO BIT(0) /* Map to: 1=I/O, 0=Mem */
59 #define PLX_LASRR_MLOC_ANY32 (BIT(1) * 0) /* Locate anywhere in 32 bit */
[all …]
Dni_at_ao.c1 // SPDX-License-Identifier: GPL-2.0+
4 * Driver for NI AT-AO-6/10 boards
6 * COMEDI - Linux Control and Measurement Device Interface
12 * Description: National Instruments AT-AO-6/10
13 * Devices: [National Instruments] AT-AO-6 (at-ao-6), AT-AO-10 (at-ao-10)
19 * [0] - I/O port base address
20 * [1] - IRQ (unused)
21 * [2] - DMA (unused)
22 * [3] - analog output range, set by jumpers on hardware
23 * 0 for -10 to 10V bipolar
[all …]
/linux-6.14.4/drivers/net/ethernet/marvell/
Dsky2.h1 /* SPDX-License-Identifier: GPL-2.0 */
30 /* Yukon-2 */
32 PCI_Y2_PIG_ENA = 1<<31, /* Enable Plug-in-Go (YUKON-2) */
33 PCI_Y2_DLL_DIS = 1<<30, /* Disable PCI DLL (YUKON-2) */
34 PCI_SW_PWR_ON_RST= 1<<30, /* SW Power on Reset (Yukon-EX) */
35 PCI_Y2_PHY2_COMA = 1<<29, /* Set PHY 2 to Coma Mode (YUKON-2) */
36 PCI_Y2_PHY1_COMA = 1<<28, /* Set PHY 1 to Coma Mode (YUKON-2) */
37 PCI_Y2_PHY2_POWD = 1<<27, /* Set PHY 2 to Power Down (YUKON-2) */
38 PCI_Y2_PHY1_POWD = 1<<26, /* Set PHY 1 to Power Down (YUKON-2) */
39 PCI_Y2_PME_LEGACY= 1<<15, /* PCI Express legacy power management mode */
[all …]
Dskge.h1 /* SPDX-License-Identifier: GPL-2.0 */
15 #define PCI_VPD_ROM_SZ 7L<<14 /* VPD ROM size 0=256, 1=512, ... */
16 #define PCI_REV_DESC 1<<2 /* Reverse Descriptor bytes */
131 /* B0_CTST 16 bit Control/Status register */
133 CS_CLK_RUN_HOT = 1<<13,/* CLK_RUN hot m. (YUKON-Lite only) */
134 CS_CLK_RUN_RST = 1<<12,/* CLK_RUN reset (YUKON-Lite only) */
135 CS_CLK_RUN_ENA = 1<<11,/* CLK_RUN enable (YUKON-Lite only) */
136 CS_VAUX_AVAIL = 1<<10,/* VAUX available (YUKON only) */
137 CS_BUS_CLOCK = 1<<9, /* Bus Clock 0/1 = 33/66 MHz */
138 CS_BUS_SLOT_SZ = 1<<8, /* Slot Size 0/1 = 32/64 bit slot */
[all …]
/linux-6.14.4/drivers/net/wireless/ath/ath10k/
Drx_desc.h1 /* SPDX-License-Identifier: ISC */
3 * Copyright (c) 2005-2011 Atheros Communications Inc.
4 * Copyright (c) 2011-2017 Qualcomm Atheros, Inc.
14 RX_ATTENTION_FLAGS_FIRST_MPDU = BIT(0),
15 RX_ATTENTION_FLAGS_LAST_MPDU = BIT(1),
16 RX_ATTENTION_FLAGS_MCAST_BCAST = BIT(2),
17 RX_ATTENTION_FLAGS_PEER_IDX_INVALID = BIT(3),
18 RX_ATTENTION_FLAGS_PEER_IDX_TIMEOUT = BIT(4),
19 RX_ATTENTION_FLAGS_POWER_MGMT = BIT(5),
20 RX_ATTENTION_FLAGS_NON_QOS = BIT(6),
[all …]
/linux-6.14.4/drivers/media/platform/samsung/s3c-camif/
Dcamif-regs.h1 /* SPDX-License-Identifier: GPL-2.0-only */
14 #include "camif-core.h"
15 #include <media/drv-intf/s3c_camif.h>
19 * id = 0 - codec (FIMC C), 1 - preview (FIMC P).
24 #define CISRCFMT_ITU601_8BIT BIT(31)
27 #define CISRCFMT_ORDER422_YCRYCB (1 << 14)
35 #define CIWDOFST_WINOFSEN BIT(31)
36 #define CIWDOFST_CLROVCOFIY BIT(30)
37 #define CIWDOFST_CLROVRLB_PR BIT(28)
38 /* #define CIWDOFST_CLROVPRFIY BIT(27) */
[all …]
/linux-6.14.4/drivers/usb/cdns3/
Dcdns3-gadget.h1 /* SPDX-License-Identifier: GPL-2.0 */
5 * Copyright (C) 2018-2019 Cadence.
6 * Copyright (C) 2017-2018 NXP
15 #include <linux/dma-direction.h>
18 * USBSS-DEV register interface.
23 * struct cdns3_usb_regs - device controller registers.
43 * @usb_cap1: Capability 1.
49 * @usb_cpkt1: Custom Packet 1.
53 * @buf_addr: Address for On-chip Buffer operations.
54 * @buf_data: Data for On-chip Buffer operations.
[all …]
/linux-6.14.4/drivers/net/wireless/ath/ath12k/
Drx_desc.h1 /* SPDX-License-Identifier: BSD-3-Clause-Clear */
3 * Copyright (c) 2018-2021 The Linux Foundation. All rights reserved.
4 * Copyright (c) 2021-2024 Qualcomm Innovation Center, Inc. All rights reserved.
27 #define RX_MPDU_START_INFO0_FLOW_ID_TOEPLITZ BIT(7)
28 #define RX_MPDU_START_INFO0_PKT_SEL_FP_UCAST_DATA BIT(8)
29 #define RX_MPDU_START_INFO0_PKT_SEL_FP_MCAST_DATA BIT(9)
30 #define RX_MPDU_START_INFO0_PKT_SEL_FP_CTRL_BAR BIT(10)
33 #define RX_MPDU_START_INFO0_MCAST_ECHO_DROP_EN BIT(17)
34 #define RX_MPDU_START_INFO0_WDS_LEARN_DETECT_EN BIT(18)
35 #define RX_MPDU_START_INFO0_INTRA_BSS_CHECK_EN BIT(19)
[all …]
/linux-6.14.4/drivers/staging/gpib/uapi/
Dgpib_user.h1 /* SPDX-License-Identifier: GPL-2.0 */
15 DTAS_NUM = 1,
34 DCAS = (1 << DCAS_NUM), /* device clear state */
35 DTAS = (1 << DTAS_NUM), /* device trigger state */
36 LACS = (1 << LACS_NUM), /* GPIB interface is addressed as Listener */
37 TACS = (1 << TACS_NUM), /* GPIB interface is addressed as Talker */
38 ATN = (1 << ATN_NUM), /* Attention is asserted */
39 CIC = (1 << CIC_NUM), /* GPIB interface is Controller-in-Charge */
40 REM = (1 << REM_NUM), /* remote state */
41 LOK = (1 << LOK_NUM), /* lockout state */
[all …]
/linux-6.14.4/drivers/tty/serial/
Dsh-sci.h1 /* SPDX-License-Identifier: GPL-2.0 */
16 SCBRR, /* Bit Rate Register */
41 #define SCSMR_C_A BIT(7) /* Communication Mode */
42 #define SCSMR_CSYNC BIT(7) /* - Clocked synchronous mode */
43 #define SCSMR_ASYNC 0 /* - Asynchronous mode */
44 #define SCSMR_CHR BIT(6) /* 7-bit Character Length */
45 #define SCSMR_PE BIT(5) /* Parity Enable */
46 #define SCSMR_ODD BIT(4) /* Odd Parity */
47 #define SCSMR_STOP BIT(3) /* Stop Bit Length */
50 /* Serial Mode Register, SCIFA/SCIFB only bits */
[all …]
/linux-6.14.4/drivers/net/wireless/ath/ath11k/
Drx_desc.h1 /* SPDX-License-Identifier: BSD-3-Clause-Clear */
3 * Copyright (c) 2018-2019 The Linux Foundation. All rights reserved.
29 #define RX_DESC_INFO0_RXPCU_MPDU_FITLER GENMASK(1, 0)
89 #define RX_ATTENTION_INFO1_FIRST_MPDU BIT(0)
90 #define RX_ATTENTION_INFO1_RSVD_1A BIT(1)
91 #define RX_ATTENTION_INFO1_MCAST_BCAST BIT(2)
92 #define RX_ATTENTION_INFO1_AST_IDX_NOT_FOUND BIT(3)
93 #define RX_ATTENTION_INFO1_AST_IDX_TIMEDOUT BIT(4)
94 #define RX_ATTENTION_INFO1_POWER_MGMT BIT(5)
95 #define RX_ATTENTION_INFO1_NON_QOS BIT(6)
[all …]
/linux-6.14.4/drivers/media/pci/tw5864/
Dtw5864-reg.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 * TW5864 driver - registers description
8 /* According to TW5864_datasheet_0.6d.pdf, tw5864b1-ds.pdf */
10 /* Register Description - Direct Map Space */
11 /* 0x0000 ~ 0x1ffc - H264 Register Map */
12 /* [15:0] The Version register for H264 core (Read Only) */
18 #define TW5864_EMU_EN_DDR BIT(0)
19 /* Enable bit for Inter module */
20 #define TW5864_EMU_EN_ME BIT(1)
21 /* Enable bit for Sensor Interface module */
[all …]
/linux-6.14.4/drivers/phy/microchip/
Dsparx5_serdes_regs.h1 /* SPDX-License-Identifier: GPL-2.0+
7 /* This file is autogenerated by cml-utils 2023-04-13 15:02:00 +0200.
46 __REG(TARGET_SD10G_LANE, t, TSIZE(TC_SD10G_LANE), 0, 0, 1, 288, 4, 0, \
47 1, 4)
55 #define SD10G_LANE_LANE_01_CFG_RXDET_EN BIT(4)
61 #define SD10G_LANE_LANE_01_CFG_RXDET_STR BIT(5)
69 __REG(TARGET_SD10G_LANE, t, TSIZE(TC_SD10G_LANE), 0, 0, 1, 288, 8, 0, \
70 1, 4)
72 #define SD10G_LANE_LANE_02_CFG_EN_ADV BIT(0)
78 #define SD10G_LANE_LANE_02_CFG_EN_MAIN BIT(1)
[all …]
/linux-6.14.4/include/media/i2c/
Dsaa7115.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 saa7115.h - definition for saa7111/3/4/5 inputs and frequency flags
16 #define SAA7115_COMPOSITE1 1
27 #define SAA7115_IPORT_ON 1
39 * Register 0x85 should set bit 0 to 0 (it's 1 by default). This bit
40 * controls the IDQ signal polarity which is set to 'inverted' if the bit
41 * it 1 and to 'default' if it is 0.
43 #define SAA7115_IDQ_IS_DEFAULT (1 << 0)
48 #define SAA7115_FREQ_32_11_MHZ 32110000 /* 32.11 MHz crystal, SAA7114/5 only */
52 #define SAA7115_FREQ_FL_UCGC (1 << 0) /* SA 3A[7], UCGC, SAA7115 only */
[all …]
/linux-6.14.4/arch/m68k/include/asm/
Dmac_via.h1 /* SPDX-License-Identifier: GPL-2.0 */
6 * via them as are assorted bits and bobs - eg rtc, adb. The picture
7 * is a bit incomplete as the Mac documentation doesn't cover this well
51 * is the bit to flip screen buffers.
52 * 0=alternate, 1=main.
53 * on II,IIx,IIcx,IIci,IIfx this is a bit
54 * for Rev ID. 0=II,IIx, 1=IIcx,IIci,IIfx
59 * state-control line SEL" on all but IIfx
62 * this bit enables the "Overlay" address
65 * vector. 1=use overlay map.
[all …]
/linux-6.14.4/Documentation/bpf/
Dclassic_vs_extended.rst12 - Number of registers increase from 2 to 10:
15 new layout extends this to be 10 internal registers and a read-only frame
16 pointer. Since 64-bit CPUs are passing arguments to functions via registers
17 the number of args from eBPF program to in-kernel function is restricted
18 to 5 and one register is used to accept return value from an in-kernel
20 sparcv9/mips64 have 7 - 8 registers for arguments; x86_64 has 6 callee saved
25 64-bit architectures.
27 On 32-bit architectures JIT may map programs that use only 32-bit arithmetic
30 R0 - R5 are scratch registers and eBPF program needs spill/fill them if
31 necessary across calls. Note that there is only one eBPF program (== one
[all …]
/linux-6.14.4/include/linux/
Dturris-omnia-mcu-interface.h1 /* SPDX-License-Identifier: GPL-2.0 */
28 OMNIA_CMD_SET_WATCHDOG_STATE = 0x0B, /* 0 - disable
29 * 1 - enable / ping
40 /* available if FEATURES_SUPPORTED bit set in status word */
43 /* available if EXT_CMD bit set in features */
48 /* available if NEW_INT_API bit set in features */
53 /* available if FLASHING bit set in features */
56 /* available if WDT_PING bit set in features */
60 /* available if POWEROFF_WAKEUP bit set in features */
65 /* available if USB_OVC_PROT_SETTING bit set in features */
[all …]
/linux-6.14.4/Documentation/arch/arm64/
Dasymmetric-32bit.rst2 Asymmetric 32-bit SoCs
7 This document describes the impact of asymmetric 32-bit SoCs on the
8 execution of 32-bit (``AArch32``) applications.
10 Date: 2021-05-17
15 Some Armv9 SoCs suffer from a big.LITTLE misfeature where only a subset
16 of the CPUs are capable of executing 32-bit user applications. On such
19 ``execve(2)`` of 32-bit ELF binaries, with the latter returning
20 ``-ENOEXEC``. If the mismatch is detected during late onlining of a
21 64-bit-only CPU, then the onlining operation fails and the new CPU is
25 running legacy 32-bit binaries. Unsurprisingly, that doesn't work very
[all …]
/linux-6.14.4/Documentation/devicetree/bindings/hwmon/
Dmax6697.txt4 - compatible:
16 - reg: I2C address
20 - smbus-timeout-disable
23 - extended-range-enable
24 Only valid for MAX6581. Set to enable extended temperature range.
26 - beta-compensation-enable
27 Only valid for MAX6693 and MX6694. Set to enable beta compensation on
28 remote temperature channel 1.
30 - alert-mask
31 Alert bit mask. Alert disabled for bits set.
[all …]
/linux-6.14.4/include/sound/
Dhda_register.h1 /* SPDX-License-Identifier: GPL-2.0 */
3 * HD-audio controller (Azalia) registers and helpers
15 #define AZX_GCAP_64OK (1 << 0) /* 64bit address support */
16 #define AZX_GCAP_NSDO (3 << 1) /* # of serial data out signals */
25 #define AZX_GCTL_RESET (1 << 0) /* controller reset */
26 #define AZX_GCTL_FCNTRL (1 << 1) /* flush control */
27 #define AZX_GCTL_UNSOL (1 << 8) /* accept unsol. response enable */
31 #define AZX_GSTS_FSTS (1 << 1) /* flush status */
45 #define AZX_CORBRP_RST (1 << 15) /* read pointer reset */
47 #define AZX_CORBCTL_RUN (1 << 1) /* enable DMA */
[all …]
/linux-6.14.4/Documentation/input/devices/
Delantech.rst4 Copyright (C) 2007-2008 Arjan Opmeer <[email protected]>
6 Extra information for hardware version 1 found and
15 1. Introduction
18 4. Hardware version 1
25 5.2.1 Parity checking and packet re-synchronization
31 6.2.1 One/Three finger touch
36 7.2.1 Status packet
42 8.2.1 Status Packet
50 hardware versions unimaginatively called version 1,version 2, version 3
51 and version 4. Version 1 is found in "older" laptops and uses 4 bytes per
[all …]
/linux-6.14.4/drivers/net/ethernet/intel/idpf/
Dvirtchnl2_lan_desc.h1 /* SPDX-License-Identifier: GPL-2.0-only */
16 VIRTCHNL2_TXDID_DATA = BIT(0),
17 VIRTCHNL2_TXDID_CTX = BIT(1),
18 /* TXDID bit 2 is reserved
19 * TXDID bit 3 is free for future use
20 * TXDID bit 4 is reserved
22 VIRTCHNL2_TXDID_FLEX_TSO_CTX = BIT(5),
23 /* TXDID bit 6 is reserved */
24 VIRTCHNL2_TXDID_FLEX_L2TAG1_L2TAG2 = BIT(7),
26 * TXDID bit 10 is reserved
[all …]
/linux-6.14.4/arch/mips/include/asm/octeon/
Dcvmx-fau.h7 * Copyright (c) 2003-2008 Cavium Networks
14 * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
21 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
50 CVMX_FAU_OP_SIZE_16 = 1,
57 * bit will be set. Otherwise the value of the register before
61 uint64_t error:1;
67 * bit will be set. Otherwise the value of the register before
71 uint64_t error:1;
77 * bit will be set. Otherwise the value of the register before
81 uint64_t error:1;
[all …]
/linux-6.14.4/include/linux/bcma/
Dbcma_driver_chipcommon.h1 /* SPDX-License-Identifier: GPL-2.0 */
26 #define BCMA_CC_CAP_UARTGPIO 0x00000020 /* UARTs on GPIO 15-12 */
41 #define BCMA_PLLTYPE_6 0x00028000 /* 100/200 or 120/240 only */
49 #define BCMA_CC_CAP_64BIT 0x08000000 /* 64-bit Backplane */
91 #define BCMA_CC_CHIPCTL 0x0028 /* Rev >= 11 only */
92 #define BCMA_CC_CHIPSTAT 0x002C /* Rev >= 11 only */
93 #define BCMA_CC_CHIPST_4313_SPROM_PRESENT 1
103 #define BCMA_CC_CHIPST_4706_PKG_OPTION BIT(0) /* 0: full-featured package 1: low-cost package */
104 #define BCMA_CC_CHIPST_4706_SFLASH_PRESENT BIT(1) /* 0: parallel, 1: serial flash is present */
105 #define BCMA_CC_CHIPST_4706_SFLASH_TYPE BIT(2) /* 0: 8b-p/ST-s flash, 1: 16b-p/Atmal-s flash */
[all …]
/linux-6.14.4/include/media/drv-intf/
Dcx25840.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
4 * cx25840.h - definition for cx25840/1/2/3 inputs
17 * only get mono.
31 /* Composite video inputs In1-In8 */
32 CX25840_COMPOSITE1 = 1,
42 * S-Video inputs consist of one luma input (In1-In8) ORed with one
43 * chroma input (In5-In8)
59 /* S-Video aliases for common luma/chroma combinations */
96 * to Video Out Control 1 to 4 registers in the section 5.6 Video Decoder Core
101 #define CX25840_VCONFIG_FMT_BT601 BIT(0)
[all …]

12345678910>>...45