IssueQueue: delete debug & change Src3 judgement & delete RegInit

IssueQueue: add Src3 ready and data debug info

debug: add debug log

IssueQueue:simple IQtest PASS

IssueQueue:add debug log and change into paralle Select

IssueQueue: fix bug that select will be written in sel register when redirect

IssueQueue: add enqueue's bypass logic

IssueQueue: selectUop.valid need concern io.deq.ready

Backend:add lsu into wbInstReqs

Backend: change dispatch2->dispatch
IssueQueue: delete io.enq.redirect

IssueQueue: add srcType judgement and check ready when write data queue

IssueQueue: debug false

Merge branch 'issuequeue' of https://github.com/RISCVERS/XiangShan into issuequeue

IssueQueue: fix bug: when deq.fire, valid should be false

add another signal validFire
valid := validReg & ~validWire

IssueQueue.scala: fix redirect bug of sel register
IQtest.scala: add redirect test

IssueQueue.scala: fix dequeue bug that selRdy register can not be
written;add debug printf
IQtest.scala: add multi inst test, all PASS

Merge branch 'issuequeue-data' into issuequeue
add IQtest use chisel test and naive test PASS

IssueQueue: change wakeupPorts/Bypass from DecoupleIO to ValidIO

IssueQueue: add multi-fixed-delayed selecttUops send out logic

IssueQueue: add send out selectUops logic, just support delay is 1

IssueQueue.scala: fix redirect BUG in dequeue logic & add valid bit when
compare

redirect will forbid issue when necessary;only valid inst will be
compare

Merge branch 'issuequeue' into issuequeue-data

IssueQueue: move bypass's data from wakeupPorts to bypassData

also parameterize bypass logic in Exu and Backend.
add needBypass in Exu.Config to explictly point out bypass or not.
bypass logic: the

IssueQueue: move bypass's data from wakeupPorts to bypassData

also parameterize bypass logic in Exu and Backend.
add needBypass in Exu.Config to explictly point out bypass or not.
bypass logic: the bypass units form a bypass group, they bypass
each other, the data was bypassed by io.bypassUops and bypassData.
other data from non-bypass-group are passed by wakeupPorts.
Units of non-bypass-group are passed normally

show more ...

IssueQueue.scala: fix the bug in select register update

in case of that FU busy but the select register willnot be update

IssueQueue.scala: fix grammar mistakes in redirect logic