iq: fix wakeup connection

iq: fix wake up cancel

* Uop canceled in CancelNetwork should be used as cancel source to cancel another uop in IQ
* The uop canceled in CancelNetwork should be one cycle after it been waked up by I

iq: fix wake up cancel

* Uop canceled in CancelNetwork should be used as cancel source to cancel another uop in IQ
* The uop canceled in CancelNetwork should be one cycle after it been waked up by IQ.

show more ...

backend,iq: split wake up bundles, add cancel bundle

* Split IssueQueueWakeUpBundle into IssueQueueWBWakeUpBundle and IssueQueueIQWakeUpBundle.
* Add cancel bundle used to cancel waked-up uop src
*

backend,iq: split wake up bundles, add cancel bundle

* Split IssueQueueWakeUpBundle into IssueQueueWBWakeUpBundle and IssueQueueIQWakeUpBundle.
* Add cancel bundle used to cancel waked-up uop src
* Add srcTimer in StatusArray to record the cycles src has been waked up
* Add dataSources in StatusArray to record the source of src data (reg, forward, bypass or none)
* Remove useless ready field in StatusArray

show more ...

bypass: remove useless bundle

backend: add BypassNetwork

iq: add wakeup exu indices in deq bundle

* one-hot encoded exu indices are would be used in datapath to select bypassed exu data

backend: add iq wake up

vector: add the connection for permutation

Backend: refactor wbFuBusyTable in Backend

fuBusyTable: refactored with better implementation

StatusArrayDeqRespBundle: remove 'success' attribute

WbFuBusyTable: refactor WbFubusyTable

1. fix some bugs
2. add VfWbFuBusyTable
3. add WBPortConflictFlag

func(WbBusyArbiter):add WbBusyArbiter

func(wbFuBusyTable): add wbFuBusyTable

vector: add UopIdx object bundle

vxsat: fix the value is always zero

VldIssue: backend support Vld issue

backend: fix error in uop counter

* Set uopNum at rob's enq instead of using enqCnt to avoid committing before all uop enq.
* There are many uops mapped to the same robIdx. When some of the uops ent

backend: fix error in uop counter

* Set uopNum at rob's enq instead of using enqCnt to avoid committing before all uop enq.
* There are many uops mapped to the same robIdx. When some of the uops enter rob, while others blocked at rename stage for the lack of free regfiles, committing before all uop enq would happen.
* Distinguish std wb status as before

show more ...

vector: add scala data duplicated to vector data path

backend: fix vector datapath

backend: update VfRD to avoid conflict with vconfig read port

vector: add decode fields for vector

decode: rename uopDivType to uopSplitType

backend: add vector related datapath and configs

backend: refactor src configs

* calculate number of source reg instead of using immediate number