Home
last modified time | relevance | path

Searched refs:DMA1_Stream3_BASE (Results 1 – 25 of 25) sorted by relevance

/btstack/port/stm32-f4discovery-usb/Drivers/STM32F4xx_HAL_Driver/Inc/
H A Dstm32f4xx_ll_dma.h52 (uint8_t)(DMA1_Stream3_BASE - DMA1_BASE),
/btstack/port/stm32-f4discovery-usb/Drivers/CMSIS/Device/ST/STM32F4xx/Include/
H A Dstm32f410rx.h623 #define DMA1_Stream3_BASE (DMA1_BASE + 0x058UL) macro
691 #define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)
H A Dstm32f410tx.h616 #define DMA1_Stream3_BASE (DMA1_BASE + 0x058UL) macro
681 #define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)
H A Dstm32f410cx.h623 #define DMA1_Stream3_BASE (DMA1_BASE + 0x058UL) macro
691 #define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)
H A Dstm32f401xe.h705 #define DMA1_Stream3_BASE (DMA1_BASE + 0x058UL) macro
793 #define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)
H A Dstm32f401xc.h705 #define DMA1_Stream3_BASE (DMA1_BASE + 0x058UL) macro
793 #define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)
H A Dstm32f411xe.h707 #define DMA1_Stream3_BASE (DMA1_BASE + 0x058UL) macro
796 #define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)
H A Dstm32f412cx.h879 #define DMA1_Stream3_BASE (DMA1_BASE + 0x058UL) macro
985 #define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)
H A Dstm32f405xx.h902 #define DMA1_Stream3_BASE (DMA1_BASE + 0x058UL) macro
1017 #define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)
H A Dstm32f415xx.h970 #define DMA1_Stream3_BASE (DMA1_BASE + 0x058UL) macro
1088 #define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)
H A Dstm32f412zx.h928 #define DMA1_Stream3_BASE (DMA1_BASE + 0x058UL) macro
1042 #define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)
H A Dstm32f407xx.h998 #define DMA1_Stream3_BASE (DMA1_BASE + 0x058UL) macro
1119 #define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)
H A Dstm32f412vx.h928 #define DMA1_Stream3_BASE (DMA1_BASE + 0x058UL) macro
1040 #define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)
H A Dstm32f413xx.h1032 #define DMA1_Stream3_BASE (DMA1_BASE + 0x058UL) macro
1171 #define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)
H A Dstm32f423xx.h1066 #define DMA1_Stream3_BASE (DMA1_BASE + 0x058UL) macro
1206 #define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)
H A Dstm32f412rx.h925 #define DMA1_Stream3_BASE (DMA1_BASE + 0x058UL) macro
1036 #define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)
H A Dstm32f417xx.h1066 #define DMA1_Stream3_BASE (DMA1_BASE + 0x058UL) macro
1190 #define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)
H A Dstm32f446xx.h1015 #define DMA1_Stream3_BASE (DMA1_BASE + 0x058UL) macro
1137 #define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)
H A Dstm32f427xx.h1078 #define DMA1_Stream3_BASE (DMA1_BASE + 0x058UL) macro
1211 #define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)
H A Dstm32f437xx.h1150 #define DMA1_Stream3_BASE (DMA1_BASE + 0x058UL) macro
1286 #define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)
H A Dstm32f429xx.h1131 #define DMA1_Stream3_BASE (DMA1_BASE + 0x058UL) macro
1267 #define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)
H A Dstm32f439xx.h1201 #define DMA1_Stream3_BASE (DMA1_BASE + 0x058UL) macro
1340 #define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)
H A Dstm32f469xx.h1222 #define DMA1_Stream3_BASE (DMA1_BASE + 0x058UL) macro
1358 #define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)
H A Dstm32f479xx.h1292 #define DMA1_Stream3_BASE (DMA1_BASE + 0x058UL) macro
1431 #define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)
/btstack/port/stm32-f4discovery-cc256x/Drivers/CMSIS/Device/ST/STM32F4xx/Include/
H A Dstm32f407xx.h1014 #define DMA1_Stream3_BASE (DMA1_BASE + 0x058UL) macro
1135 #define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)