/btstack/port/stm32-f4discovery-usb/Drivers/STM32F4xx_HAL_Driver/Inc/ |
H A D | stm32f4xx_ll_dma.h | 50 (uint8_t)(DMA1_Stream1_BASE - DMA1_BASE),
|
/btstack/port/stm32-f4discovery-usb/Drivers/CMSIS/Device/ST/STM32F4xx/Include/ |
H A D | stm32f410rx.h | 621 #define DMA1_Stream1_BASE (DMA1_BASE + 0x028UL) macro 689 #define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)
|
H A D | stm32f410tx.h | 614 #define DMA1_Stream1_BASE (DMA1_BASE + 0x028UL) macro 679 #define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)
|
H A D | stm32f410cx.h | 621 #define DMA1_Stream1_BASE (DMA1_BASE + 0x028UL) macro 689 #define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)
|
H A D | stm32f401xe.h | 703 #define DMA1_Stream1_BASE (DMA1_BASE + 0x028UL) macro 791 #define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)
|
H A D | stm32f401xc.h | 703 #define DMA1_Stream1_BASE (DMA1_BASE + 0x028UL) macro 791 #define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)
|
H A D | stm32f411xe.h | 705 #define DMA1_Stream1_BASE (DMA1_BASE + 0x028UL) macro 794 #define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)
|
H A D | stm32f412cx.h | 877 #define DMA1_Stream1_BASE (DMA1_BASE + 0x028UL) macro 983 #define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)
|
H A D | stm32f405xx.h | 900 #define DMA1_Stream1_BASE (DMA1_BASE + 0x028UL) macro 1015 #define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)
|
H A D | stm32f415xx.h | 968 #define DMA1_Stream1_BASE (DMA1_BASE + 0x028UL) macro 1086 #define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)
|
H A D | stm32f412zx.h | 926 #define DMA1_Stream1_BASE (DMA1_BASE + 0x028UL) macro 1040 #define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)
|
H A D | stm32f407xx.h | 996 #define DMA1_Stream1_BASE (DMA1_BASE + 0x028UL) macro 1117 #define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)
|
H A D | stm32f412vx.h | 926 #define DMA1_Stream1_BASE (DMA1_BASE + 0x028UL) macro 1038 #define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)
|
H A D | stm32f413xx.h | 1030 #define DMA1_Stream1_BASE (DMA1_BASE + 0x028UL) macro 1169 #define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)
|
H A D | stm32f423xx.h | 1064 #define DMA1_Stream1_BASE (DMA1_BASE + 0x028UL) macro 1204 #define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)
|
H A D | stm32f412rx.h | 923 #define DMA1_Stream1_BASE (DMA1_BASE + 0x028UL) macro 1034 #define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)
|
H A D | stm32f417xx.h | 1064 #define DMA1_Stream1_BASE (DMA1_BASE + 0x028UL) macro 1188 #define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)
|
H A D | stm32f446xx.h | 1013 #define DMA1_Stream1_BASE (DMA1_BASE + 0x028UL) macro 1135 #define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)
|
H A D | stm32f427xx.h | 1076 #define DMA1_Stream1_BASE (DMA1_BASE + 0x028UL) macro 1209 #define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)
|
H A D | stm32f437xx.h | 1148 #define DMA1_Stream1_BASE (DMA1_BASE + 0x028UL) macro 1284 #define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)
|
H A D | stm32f429xx.h | 1129 #define DMA1_Stream1_BASE (DMA1_BASE + 0x028UL) macro 1265 #define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)
|
H A D | stm32f439xx.h | 1199 #define DMA1_Stream1_BASE (DMA1_BASE + 0x028UL) macro 1338 #define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)
|
H A D | stm32f469xx.h | 1220 #define DMA1_Stream1_BASE (DMA1_BASE + 0x028UL) macro 1356 #define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)
|
H A D | stm32f479xx.h | 1290 #define DMA1_Stream1_BASE (DMA1_BASE + 0x028UL) macro 1429 #define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)
|
/btstack/port/stm32-f4discovery-cc256x/Drivers/CMSIS/Device/ST/STM32F4xx/Include/ |
H A D | stm32f407xx.h | 1012 #define DMA1_Stream1_BASE (DMA1_BASE + 0x028UL) macro 1133 #define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)
|