Home
last modified time | relevance | path

Searched +full:0 +full:x1f4200 (Results 1 – 8 of 8) sorted by relevance

/linux-6.14.4/Documentation/devicetree/bindings/clock/
Dqcom,sar2130p-gcc.yaml26 - description: PCIe 0 pipe clock
53 reg = <0x100000 0x1f4200>;
/linux-6.14.4/arch/arm64/boot/dts/qcom/
Dsm4450.dtsi27 #clock-cells = <0>;
33 #clock-cells = <0>;
37 #clock-cells = <0>;
47 #size-cells = <0>;
49 cpu0: cpu@0 {
52 reg = <0x0 0x0>;
53 clocks = <&cpufreq_hw 0>;
58 qcom,freq-domain = <&cpufreq_hw 0>;
78 reg = <0x0 0x100>;
79 clocks = <&cpufreq_hw 0>;
[all …]
Dqdu1000.dtsi28 #clock-cells = <0>;
34 #clock-cells = <0>;
40 #size-cells = <0>;
42 cpu0: cpu@0 {
45 reg = <0x0 0x0>;
46 clocks = <&cpufreq_hw 0>;
50 qcom,freq-domains = <&cpufreq_hw 0>;
68 reg = <0x0 0x100>;
69 clocks = <&cpufreq_hw 0>;
73 qcom,freq-domains = <&cpufreq_hw 0>;
[all …]
Dsm8750.dtsi25 #size-cells = <0>;
27 cpu0: cpu@0 {
30 reg = <0x0 0x0>;
46 reg = <0x0 0x100>;
56 reg = <0x0 0x200>;
66 reg = <0x0 0x300>;
76 reg = <0x0 0x400>;
86 reg = <0x0 0x500>;
96 reg = <0x0 0x10000>;
112 reg = <0x0 0x10100>;
[all …]
Dsar2130p.dtsi33 #clock-cells = <0>;
39 #clock-cells = <0>;
46 #size-cells = <0>;
48 cpu0: cpu@0 {
51 reg = <0x0 0x0>;
52 clocks = <&cpufreq_hw 0>;
55 qcom,freq-domain = <&cpufreq_hw 0>;
77 reg = <0x0 0x100>;
78 clocks = <&cpufreq_hw 0>;
81 qcom,freq-domain = <&cpufreq_hw 0>;
[all …]
Dsm8550.dtsi39 #clock-cells = <0>;
44 #clock-cells = <0>;
48 #clock-cells = <0>;
56 #clock-cells = <0>;
66 #size-cells = <0>;
68 cpu0: cpu@0 {
71 reg = <0 0>;
72 clocks = <&cpufreq_hw 0>;
77 qcom,freq-domain = <&cpufreq_hw 0>;
97 reg = <0 0x100>;
[all …]
Dsm8450.dtsi39 #clock-cells = <0>;
45 #clock-cells = <0>;
52 #size-cells = <0>;
54 cpu0: cpu@0 {
57 reg = <0x0 0x0>;
62 qcom,freq-domain = <&cpufreq_hw 0>;
64 clocks = <&cpufreq_hw 0>;
81 reg = <0x0 0x100>;
86 qcom,freq-domain = <&cpufreq_hw 0>;
88 clocks = <&cpufreq_hw 0>;
[all …]
Dsm8650.dtsi40 #clock-cells = <0>;
45 #clock-cells = <0>;
50 #clock-cells = <0>;
59 #clock-cells = <0>;
69 #size-cells = <0>;
71 cpu0: cpu@0 {
74 reg = <0 0>;
76 clocks = <&cpufreq_hw 0>;
86 qcom,freq-domain = <&cpufreq_hw 0>;
107 reg = <0 0x100>;
[all …]