Home
last modified time | relevance | path

Searched +full:flow +full:- +full:level (Results 1 – 25 of 711) sorted by relevance

12345678910>>...29

/linux-6.14.4/Documentation/core-api/
Dgenericirq.rst7 :Copyright: |copy| 2005-2010: Thomas Gleixner
8 :Copyright: |copy| 2005-2006: Ingo Molnar
29 __do_IRQ() super-handler, which is able to deal with every type of
36 - Level type
38 - Edge type
40 - Simple type
44 - Fast EOI type
46 In the SMP world of the __do_IRQ() super-handler another type was
49 - Per CPU type
51 This split implementation of high-level IRQ handlers allows us to
[all …]
/linux-6.14.4/drivers/net/wwan/iosm/
Diosm_ipc_mux.h1 /* SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (C) 2020-21 Intel Corporation.
26 /* open session request (AP->CP) */
29 /* response to open session request (CP->AP) */
32 /* close session request (AP->CP) */
35 /* response to close session request (CP->AP) */
38 /* Flow control command with mask of the flow per queue/flow. */
41 /* ACK the flow control command. Shall have the same Transaction ID as the
103 u8 flow_ctrl; /* 0: Flow control disabled (flow allowed). */
104 /* 1: Flow control enabled (flow not allowed)*/
[all …]
Diosm_ipc_mux_codec.h1 /* SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (C) 2020-21 Intel Corporation.
11 /* Queue level size and reporting
19 /* Enables the flow control (Flow is not allowed) */
22 /* Disables the flow control (Flow is allowed) */
25 /* ACK the flow control command. Shall have the same Transaction ID as the
61 /* QLTH: Signature of the Queue Level Table */
64 /* FCTH: Signature of the Flow Credit Table */
82 /* MUX UL flow control lower threshold in bytes */
85 /* MUX UL flow control higher threshold in bytes (5ms worth of data)*/
[all …]
/linux-6.14.4/drivers/usb/serial/
Dio_16654.h1 /* SPDX-License-Identifier: GPL-2.0+ */
21 // Numbers 0-7 are passed to the Edgeport directly. Numbers 8 and
27 // the EdgePort firmware -- that includes THR, RHR, IER, FCR.
44 #define XON1 12 // Bank2[ 4 ] Xon-1
45 #define XON2 13 // Bank2[ 5 ] Xon-2
46 #define XOFF1 14 // Bank2[ 6 ] Xoff-1
47 #define XOFF2 15 // Bank2[ 7 ] Xoff-2
62 #define IER_XOFF 0x20 // Enable s/w flow control (XOFF) interrupt
72 #define FCR_TX_LEVEL_MASK 0x30 // Mask for Tx FIFO Level
73 #define FCR_TX_LEVEL_8 0x00 // Tx FIFO Level = 8 bytes
[all …]
/linux-6.14.4/Documentation/networking/device_drivers/ethernet/aquantia/
Datlantic.rst1 .. SPDX-License-Identifier: GPL-2.0
8 For the aQuantia Multi-Gigabit PCI Express Family of Ethernet Adapters
12 - Identifying Your Adapter
13 - Configuration
14 - Supported ethtool options
15 - Command Line Parameters
16 - Config file parameters
17 - Support
18 - License
23 The driver in this release is compatible with AQC-100, AQC-107, AQC-108
[all …]
/linux-6.14.4/Documentation/networking/device_drivers/ethernet/microsoft/
Dnetvsc.rst1 .. SPDX-License-Identifier: GPL-2.0
4 Hyper-V network driver
17 ----------------
19 Hyper-V host version does. Windows Server 2016 and Azure
24 --------------------
25 Hyper-V supports receive side scaling. For TCP & UDP, packets can
29 For TCP & UDP, we can switch hash level between L3 and L4 by ethtool
31 hash level is L4. We currently only allow switching TX hash level
41 ethtool -N eth0 rx-flow-hash udp4 sdfn
45 ethtool -N eth0 rx-flow-hash udp4 sd
[all …]
/linux-6.14.4/Documentation/networking/
Dopenvswitch.rst1 .. SPDX-License-Identifier: GPL-2.0
8 flow-level packet processing on selected network devices. It can be
10 VLAN processing, network access control, flow-based network control,
15 within a bridge). Each datapath also has associated with it a "flow
22 extracting its flow key and looking it up in the flow table. If there
23 is a matching flow, it executes the associated actions. If there is
25 its processing, userspace will likely set up a flow to handle further
26 packets of the same type entirely in-kernel).
29 Flow key compatibility
30 ----------------------
[all …]
Ddevmem.rst1 .. SPDX-License-Identifier: GPL-2.0
16 -----------
22 - Distributed training, where ML accelerators, such as GPUs on different hosts,
25 - Distributed raw block storage applications transfer large amounts of data with
28 Typically the Device-to-Device data transfers in the network are implemented as
29 the following low-level operations: Device-to-Host copy, Host-to-Host network
30 transfer, and Host-to-Device copy.
32 The flow involving host copies is suboptimal, especially for bulk data transfers,
46 - Alleviate host memory bandwidth pressure, compared to existing
47 network-transfer + device-copy semantics.
[all …]
/linux-6.14.4/drivers/net/ethernet/mellanox/mlx5/core/steering/sws/
Ddr_fw.c1 // SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB
21 ft_attr.level = dmn->info.caps.max_ft_level - 1; in mlx5dr_fw_create_recalc_cs_ft()
24 ret = mlx5dr_cmd_create_flow_table(dmn->mdev, in mlx5dr_fw_create_recalc_cs_ft()
29 mlx5dr_err(dmn, "Failed creating TTL W/A FW flow table %d\n", ret); in mlx5dr_fw_create_recalc_cs_ft()
33 ret = mlx5dr_cmd_create_empty_flow_group(dmn->mdev, in mlx5dr_fw_create_recalc_cs_ft()
37 mlx5dr_err(dmn, "Failed creating TTL W/A FW flow group %d\n", ret); in mlx5dr_fw_create_recalc_cs_ft()
46 ret = mlx5dr_cmd_alloc_modify_header(dmn->mdev, MLX5_FLOW_TABLE_TYPE_FDB, 1, in mlx5dr_fw_create_recalc_cs_ft()
54 ret = mlx5dr_cmd_set_fte_modify_and_vport(dmn->mdev, in mlx5dr_fw_create_recalc_cs_ft()
59 mlx5dr_err(dmn, "Failed setting TTL W/A flow table entry %d\n", ret); in mlx5dr_fw_create_recalc_cs_ft()
63 recalc_cs_ft->modify_hdr_id = modify_hdr_id; in mlx5dr_fw_create_recalc_cs_ft()
[all …]
/linux-6.14.4/include/uapi/linux/
Dserial_reg.h1 /* SPDX-License-Identifier: GPL-1.0+ WITH Linux-syscall-note */
132 #define UART_MCR_AFE 0x20 /* Enable auto-RTS/CTS (TI16C550C/TI16C750) */
142 #define UART_LSR_THRE 0x20 /* Transmit-hold-register empty */
175 #define UART_EFR_CTS 0x80 /* CTS flow control */
176 #define UART_EFR_RTS 0x40 /* RTS flow control */
180 * the low four bits control software flow control
195 #define UART_TI752_TLR 7 /* I/O: trigger level register */
217 #define UART_FCTR_RTS_NODELAY 0x00 /* RTS flow control delay */
239 * The Intel XScale on-chip UARTs define these bits
257 #define UART_RFL 0x03 /* Receiver FIFO level */
[all …]
/linux-6.14.4/Documentation/networking/device_drivers/cellular/qualcomm/
Drmnet.rst1 .. SPDX-License-Identifier: GPL-2.0
24 sending aggregated bunch of MAP frames. rmnet driver will de-aggregate
36 Bit 0 1 2-7 8-15 16-31
39 Bit 32-x
43 or data packet. Command packet is used for transport level flow control. Data
62 Bit 0 1 2-7 8-15 16-31
65 Bit 32-(x-33) (x-32)-x
69 or data packet. Command packet is used for transport level flow control. Data
87 Bit 0-14 15 16-31
90 Bit 31-47 48-64
[all …]
/linux-6.14.4/drivers/net/ethernet/mellanox/mlx5/core/en_accel/
Dfs_tcp.c1 // SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB
31 MLX5_SET_TO_ONES(fte_match_param, spec->match_criteria, outer_headers.ip_protocol); in accel_fs_tcp_set_ipv4_flow()
32 MLX5_SET(fte_match_param, spec->match_value, outer_headers.ip_protocol, IPPROTO_TCP); in accel_fs_tcp_set_ipv4_flow()
33 MLX5_SET_TO_ONES(fte_match_param, spec->match_criteria, outer_headers.ip_version); in accel_fs_tcp_set_ipv4_flow()
34 MLX5_SET(fte_match_param, spec->match_value, outer_headers.ip_version, 4); in accel_fs_tcp_set_ipv4_flow()
35 memcpy(MLX5_ADDR_OF(fte_match_param, spec->match_value, in accel_fs_tcp_set_ipv4_flow()
37 &inet_sk(sk)->inet_daddr, 4); in accel_fs_tcp_set_ipv4_flow()
38 memcpy(MLX5_ADDR_OF(fte_match_param, spec->match_value, in accel_fs_tcp_set_ipv4_flow()
40 &inet_sk(sk)->inet_rcv_saddr, 4); in accel_fs_tcp_set_ipv4_flow()
41 MLX5_SET_TO_ONES(fte_match_param, spec->match_criteria, in accel_fs_tcp_set_ipv4_flow()
[all …]
/linux-6.14.4/Documentation/networking/devlink/
Dmlx5.rst1 .. SPDX-License-Identifier: GPL-2.0
13 .. list-table:: Generic parameters implemented
15 * - Name
16 - Mode
17 - Validation
18 * - ``enable_roce``
19 - driverinit
20 - Type: Boolean
24 driver stack. When RoCE is disabled at the driver level, only raw
26 * - ``io_eq_size``
[all …]
/linux-6.14.4/include/linux/dma/
Dk3-psil.h1 /* SPDX-License-Identifier: GPL-2.0 */
3 * Copyright (C) 2019 Texas Instruments Incorporated - https://www.ti.com
16 * enum udma_tp_level - Channel Throughput Levels
29 * enum psil_endpoint_type - PSI-L Endpoint type
43 * struct psil_endpoint_config - PSI-L Endpoint configuration
44 * @ep_type: PSI-L endpoint type
45 * @channel_tpl: Desired throughput level for the channel
56 * @flow_start: PKDMA flow range start of mapped channel. Unmapped
58 * @flow_num: PKDMA flow count of mapped channel. Unmapped channels
60 * @default_flow_id: PKDMA default (r)flow index of mapped channel.
[all …]
Dti-cppi5.h1 /* SPDX-License-Identifier: GPL-2.0 */
5 * Copyright (C) 2019 Texas Instruments Incorporated - https://www.ti.com
16 * struct cppi5_desc_hdr_t - Descriptor header, present in all types of
31 * struct cppi5_host_desc_t - Host-mode packet and buffer descriptor definition
39 * Protocol Specific Data (optional, 0-128 bytes in
41 * Other Software Data (0-N bytes, optional)
66 * 0 - located in the descriptor,
87 /* Return Policy: 0 - Entire packet 1 - Each buffer */
119 * struct cppi5_desc_epib_t - Host Packet Descriptor Extended Packet Info Block
133 * struct cppi5_monolithic_desc_t - Monolithic-mode packet descriptor
[all …]
/linux-6.14.4/drivers/net/ethernet/mellanox/mlx5/core/lib/
Dfs_chains.c1 // SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB
14 #define chains_lock(chains) ((chains)->lock)
15 #define chains_ht(chains) ((chains)->chains_ht)
16 #define prios_ht(chains) ((chains)->prios_ht)
17 #define chains_default_ft(chains) ((chains)->chains_default_ft)
18 #define chains_end_ft(chains) ((chains)->chains_end_ft)
57 u32 level; member
91 return chains->flags & MLX5_CHAINS_AND_PRIOS_SUPPORTED; in mlx5_chains_prios_supported()
96 return chains->flags & MLX5_CHAINS_IGNORE_FLOW_LEVEL_SUPPORTED; in mlx5_chains_ignore_flow_level_supported()
111 return UINT_MAX - 1; in mlx5_chains_get_chain_range()
[all …]
/linux-6.14.4/include/net/
Dip.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
5 * interface as the means of communication with the user level.
32 #include <net/flow.h>
73 return ip_hdr(skb)->ihl * 4; in ip_hdrlen()
89 *ipcm = (struct ipcm_cookie) { .tos = -1 }; in ipcm_init()
97 ipcm->sockc.mark = READ_ONCE(inet->sk.sk_mark); in ipcm_init_sk()
98 ipcm->sockc.priority = READ_ONCE(inet->sk.sk_priority); in ipcm_init_sk()
99 ipcm->sockc.tsflags = READ_ONCE(inet->sk.sk_tsflags); in ipcm_init_sk()
100 ipcm->oif = READ_ONCE(inet->sk.sk_bound_dev_if); in ipcm_init_sk()
101 ipcm->addr = inet->inet_saddr; in ipcm_init_sk()
[all …]
/linux-6.14.4/drivers/tty/serial/
Dmax310x.c1 // SPDX-License-Identifier: GPL-2.0+
5 * Copyright (C) 2012-2016 Alexander Shiyan <[email protected]>
53 #define MAX310X_FLOWLVL_REG (0x0f) /* Flow control levels */
55 #define MAX310X_TXFIFOLVL_REG (0x11) /* TX FIFO level */
56 #define MAX310X_RXFIFOLVL_REG (0x12) /* RX FIFO level */
57 #define MAX310X_FLOWCTRL_REG (0x13) /* Flow control */
106 #define MAX310X_SPCHR_MULTIDROP_BIT (1 << 5) /* 9-bit multidrop addr char */
119 #define MAX310X_MODE1_TXHIZ_BIT (1 << 2) /* TX pin three-state */
120 #define MAX310X_MODE1_RTSHIZ_BIT (1 << 3) /* RTS pin three-state */
133 #define MAX310X_MODE2_MULTIDROP_BIT (1 << 6) /* 9-bit multidrop enable */
[all …]
Dsc16is7xx.c1 // SPDX-License-Identifier: GPL-2.0+
3 * SC16IS7xx tty serial driver - common code
50 #define SC16IS7XX_TXLVL_REG (0x08) /* TX FIFO level */
51 #define SC16IS7XX_RXLVL_REG (0x09) /* RX FIFO level */
53 * - only on 75x/76x
56 * - only on 75x/76x
59 * - only on 75x/76x
62 * - only on 75x/76x
68 #define SC16IS7XX_TLR_REG (0x07) /* Trigger level */
90 /* IER register bits - write only if (EFR[4] == 1) */
[all …]
/linux-6.14.4/Documentation/networking/device_drivers/ethernet/intel/
Dice.rst1 .. SPDX-License-Identifier: GPL-2.0+
8 Copyright(c) 2018-2021 Intel Corporation.
13 - Overview
14 - Identifying Your Adapter
15 - Important Notes
16 - Additional Features & Configurations
17 - Performance Optimization
28 This driver supports XDP (Express Data Path) and AF_XDP zero-copy. Note that
43 -------------------------------------------
54 1) Make sure that your system's physical memory is in a high-performance
[all …]
/linux-6.14.4/drivers/net/ethernet/mellanox/mlx5/core/steering/hws/
Dtable.c1 // SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB
8 return tbl->ft_id; in mlx5hws_table_get_id()
14 ft_attr->type = tbl->fw_ft_type; in hws_table_init_next_ft_attr()
15 if (tbl->type == MLX5HWS_TABLE_TYPE_FDB) in hws_table_init_next_ft_attr()
16 ft_attr->level = tbl->ctx->caps->fdb_ft.max_level - 1; in hws_table_init_next_ft_attr()
18 ft_attr->level = tbl->ctx->caps->nic_ft.max_level - 1; in hws_table_init_next_ft_attr()
19 ft_attr->rtc_valid = true; in hws_table_init_next_ft_attr()
25 /* Enabling reformat_en or decap_en for the first flow table in hws_table_set_cap_attr()
30 * just set these caps on all the flow tables. in hws_table_set_cap_attr()
33 if (!MLX5_CAP_ESW_FLOWTABLE(tbl->ctx->mdev, fdb_dynamic_tunnel)) { in hws_table_set_cap_attr()
[all …]
/linux-6.14.4/drivers/net/ethernet/mellanox/mlx5/core/
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
17 Core driver for low level functionality of the ConnectX-4 and
18 Connect-IB cards by Mellanox Technologies.
28 sandbox-specific client drivers.
36 Ethernet support in Mellanox Technologies ConnectX-4 NIC.
39 bool "Mellanox MLX5 ethernet accelerated receive flow steering (ARFS) support"
43 Mellanox MLX5 ethernet hardware-accelerated receive flow steering support,
47 bool "Mellanox MLX5 ethernet rx nfc flow steering support"
51 Mellanox MLX5 ethernet rx nfc flow steering support
52 Enables ethtool receive network flow classification, which allows user defined
[all …]
Dfs_core.c14 * - Redistributions of source code must retain the above
18 * - Redistributions in binary form must reproduce the above
121 /* One more level for tc */
376 refcount_set(&node->refcount, 1); in tree_init_node()
377 INIT_LIST_HEAD(&node->list); in tree_init_node()
378 INIT_LIST_HEAD(&node->children); in tree_init_node()
379 init_rwsem(&node->lock); in tree_init_node()
380 node->del_hw_func = del_hw_func; in tree_init_node()
381 node->del_sw_func = del_sw_func; in tree_init_node()
382 node->active = false; in tree_init_node()
[all …]
/linux-6.14.4/tools/include/uapi/linux/
Dpkt_sched.h1 /* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
12 with obsolete IPv6 values is not occasional :-). New IPv6 drafts
38 * flow goes out of allocated bandwidth */
39 __u32 bps; /* Current flow byte rate */
40 __u32 pps; /* Current flow packet rate */
51 ---------
119 #define TCA_STAB_MAX (__TCA_STAB_MAX - 1)
130 * Priorities go from zero to (SKBPRIO_MAX_PRIORITY - 1).
149 __u8 priomap[TC_PRIO_MAX+1]; /* Map: logical priority -> PRIO band */
173 * command is received (just act as a pass-thru queue).
[all …]
/linux-6.14.4/drivers/net/ethernet/actions/
Dowl-emac.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
12 #define OWL_EMAC_DRVNAME "owl-emac"
49 #define OWL_EMAC_VAL_MAC_CSR5_TS_DATA 0x03 /* Transferring data HOST -> FIFO */
55 #define OWL_EMAC_VAL_MAC_CSR5_RS_DATA 0x07 /* Transferring data FIFO -> HOST */
59 #define OWL_EMAC_BIT_MAC_CSR5_GTE BIT(11) /* General-purpose timer expiration */
98 #define OWL_EMAC_BIT_MAC_CSR7_GTE BIT(11) /* General-purpose timer overflow */
140 /* General-purpose timer and interrupt mitigation control register */
153 #define OWL_EMAC_OFF_MAC_CSR18_CPTL 24 /* Cache pause threshold level */
154 #define OWL_EMAC_OFF_MAC_CSR18_CRTL 16 /* Cache restart threshold level */
155 #define OWL_EMAC_OFF_MAC_CSR18_PQT 0 /* Flow control pause quanta time */
[all …]

12345678910>>...29