Home
last modified time | relevance | path

Searched refs:SDIO_ICR_DCRCFAILC_Pos (Results 1 – 21 of 21) sorted by relevance

/btstack/port/stm32-f4discovery-usb/Drivers/CMSIS/Device/ST/STM32F4xx/Include/
H A Dstm32f401xe.h5490 #define SDIO_ICR_DCRCFAILC_Pos (1U) macro
5491 #define SDIO_ICR_DCRCFAILC_Msk (0x1UL << SDIO_ICR_DCRCFAILC_Pos) /*!< 0x00000002 */
H A Dstm32f401xc.h5490 #define SDIO_ICR_DCRCFAILC_Pos (1U) macro
5491 #define SDIO_ICR_DCRCFAILC_Msk (0x1UL << SDIO_ICR_DCRCFAILC_Pos) /*!< 0x00000002 */
H A Dstm32f411xe.h5521 #define SDIO_ICR_DCRCFAILC_Pos (1U) macro
5522 #define SDIO_ICR_DCRCFAILC_Msk (0x1UL << SDIO_ICR_DCRCFAILC_Pos) /*!< 0x00000002 */
H A Dstm32f412cx.h10103 #define SDIO_ICR_DCRCFAILC_Pos (1U) macro
10104 #define SDIO_ICR_DCRCFAILC_Msk (0x1UL << SDIO_ICR_DCRCFAILC_Pos) /*!< 0x00000002 */
H A Dstm32f405xx.h10975 #define SDIO_ICR_DCRCFAILC_Pos (1U) macro
10976 #define SDIO_ICR_DCRCFAILC_Msk (0x1UL << SDIO_ICR_DCRCFAILC_Pos) /*!< 0x00000002 */
H A Dstm32f415xx.h11260 #define SDIO_ICR_DCRCFAILC_Pos (1U) macro
11261 #define SDIO_ICR_DCRCFAILC_Msk (0x1UL << SDIO_ICR_DCRCFAILC_Pos) /*!< 0x00000002 */
H A Dstm32f412zx.h11113 #define SDIO_ICR_DCRCFAILC_Pos (1U) macro
11114 #define SDIO_ICR_DCRCFAILC_Msk (0x1UL << SDIO_ICR_DCRCFAILC_Pos) /*!< 0x00000002 */
H A Dstm32f407xx.h11311 #define SDIO_ICR_DCRCFAILC_Pos (1U) macro
11312 #define SDIO_ICR_DCRCFAILC_Msk (0x1UL << SDIO_ICR_DCRCFAILC_Pos) /*!< 0x00000002 */
H A Dstm32f412vx.h11093 #define SDIO_ICR_DCRCFAILC_Pos (1U) macro
11094 #define SDIO_ICR_DCRCFAILC_Msk (0x1UL << SDIO_ICR_DCRCFAILC_Pos) /*!< 0x00000002 */
H A Dstm32f413xx.h11754 #define SDIO_ICR_DCRCFAILC_Pos (1U) macro
11755 #define SDIO_ICR_DCRCFAILC_Msk (0x1UL << SDIO_ICR_DCRCFAILC_Pos) /*!< 0x00000002 */
H A Dstm32f423xx.h11904 #define SDIO_ICR_DCRCFAILC_Pos (1U) macro
11905 #define SDIO_ICR_DCRCFAILC_Msk (0x1UL << SDIO_ICR_DCRCFAILC_Pos) /*!< 0x00000002 */
H A Dstm32f412rx.h11080 #define SDIO_ICR_DCRCFAILC_Pos (1U) macro
11081 #define SDIO_ICR_DCRCFAILC_Msk (0x1UL << SDIO_ICR_DCRCFAILC_Pos) /*!< 0x00000002 */
H A Dstm32f417xx.h11593 #define SDIO_ICR_DCRCFAILC_Pos (1U) macro
11594 #define SDIO_ICR_DCRCFAILC_Msk (0x1UL << SDIO_ICR_DCRCFAILC_Pos) /*!< 0x00000002 */
H A Dstm32f446xx.h12495 #define SDIO_ICR_DCRCFAILC_Pos (1U) macro
12496 #define SDIO_ICR_DCRCFAILC_Msk (0x1UL << SDIO_ICR_DCRCFAILC_Pos) /*!< 0x00000002 */
H A Dstm32f427xx.h12456 #define SDIO_ICR_DCRCFAILC_Pos (1U) macro
12457 #define SDIO_ICR_DCRCFAILC_Msk (0x1UL << SDIO_ICR_DCRCFAILC_Pos) /*!< 0x00000002 */
H A Dstm32f437xx.h12758 #define SDIO_ICR_DCRCFAILC_Pos (1U) macro
12759 #define SDIO_ICR_DCRCFAILC_Msk (0x1UL << SDIO_ICR_DCRCFAILC_Pos) /*!< 0x00000002 */
H A Dstm32f429xx.h12812 #define SDIO_ICR_DCRCFAILC_Pos (1U) macro
12813 #define SDIO_ICR_DCRCFAILC_Msk (0x1UL << SDIO_ICR_DCRCFAILC_Pos) /*!< 0x00000002 */
H A Dstm32f439xx.h13106 #define SDIO_ICR_DCRCFAILC_Pos (1U) macro
13107 #define SDIO_ICR_DCRCFAILC_Msk (0x1UL << SDIO_ICR_DCRCFAILC_Pos) /*!< 0x00000002 */
H A Dstm32f469xx.h15836 #define SDIO_ICR_DCRCFAILC_Pos (1U) macro
15837 #define SDIO_ICR_DCRCFAILC_Msk (0x1UL << SDIO_ICR_DCRCFAILC_Pos) /*!< 0x00000002 */
H A Dstm32f479xx.h16133 #define SDIO_ICR_DCRCFAILC_Pos (1U) macro
16134 #define SDIO_ICR_DCRCFAILC_Msk (0x1UL << SDIO_ICR_DCRCFAILC_Pos) /*!< 0x00000002 */
/btstack/port/stm32-f4discovery-cc256x/Drivers/CMSIS/Device/ST/STM32F4xx/Include/
H A Dstm32f407xx.h11327 #define SDIO_ICR_DCRCFAILC_Pos (1U) macro
11328 #define SDIO_ICR_DCRCFAILC_Msk (0x1UL << SDIO_ICR_DCRCFAILC_Pos) /*!< 0x00000002 */