Home
last modified time | relevance | path

Searched refs:SDIO_ICR_CCRCFAILC_Pos (Results 1 – 21 of 21) sorted by relevance

/btstack/port/stm32-f4discovery-usb/Drivers/CMSIS/Device/ST/STM32F4xx/Include/
H A Dstm32f401xe.h5487 #define SDIO_ICR_CCRCFAILC_Pos (0U) macro
5488 #define SDIO_ICR_CCRCFAILC_Msk (0x1UL << SDIO_ICR_CCRCFAILC_Pos) /*!< 0x00000001 */
H A Dstm32f401xc.h5487 #define SDIO_ICR_CCRCFAILC_Pos (0U) macro
5488 #define SDIO_ICR_CCRCFAILC_Msk (0x1UL << SDIO_ICR_CCRCFAILC_Pos) /*!< 0x00000001 */
H A Dstm32f411xe.h5518 #define SDIO_ICR_CCRCFAILC_Pos (0U) macro
5519 #define SDIO_ICR_CCRCFAILC_Msk (0x1UL << SDIO_ICR_CCRCFAILC_Pos) /*!< 0x00000001 */
H A Dstm32f412cx.h10100 #define SDIO_ICR_CCRCFAILC_Pos (0U) macro
10101 #define SDIO_ICR_CCRCFAILC_Msk (0x1UL << SDIO_ICR_CCRCFAILC_Pos) /*!< 0x00000001 */
H A Dstm32f405xx.h10972 #define SDIO_ICR_CCRCFAILC_Pos (0U) macro
10973 #define SDIO_ICR_CCRCFAILC_Msk (0x1UL << SDIO_ICR_CCRCFAILC_Pos) /*!< 0x00000001 */
H A Dstm32f415xx.h11257 #define SDIO_ICR_CCRCFAILC_Pos (0U) macro
11258 #define SDIO_ICR_CCRCFAILC_Msk (0x1UL << SDIO_ICR_CCRCFAILC_Pos) /*!< 0x00000001 */
H A Dstm32f412zx.h11110 #define SDIO_ICR_CCRCFAILC_Pos (0U) macro
11111 #define SDIO_ICR_CCRCFAILC_Msk (0x1UL << SDIO_ICR_CCRCFAILC_Pos) /*!< 0x00000001 */
H A Dstm32f407xx.h11308 #define SDIO_ICR_CCRCFAILC_Pos (0U) macro
11309 #define SDIO_ICR_CCRCFAILC_Msk (0x1UL << SDIO_ICR_CCRCFAILC_Pos) /*!< 0x00000001 */
H A Dstm32f412vx.h11090 #define SDIO_ICR_CCRCFAILC_Pos (0U) macro
11091 #define SDIO_ICR_CCRCFAILC_Msk (0x1UL << SDIO_ICR_CCRCFAILC_Pos) /*!< 0x00000001 */
H A Dstm32f413xx.h11751 #define SDIO_ICR_CCRCFAILC_Pos (0U) macro
11752 #define SDIO_ICR_CCRCFAILC_Msk (0x1UL << SDIO_ICR_CCRCFAILC_Pos) /*!< 0x00000001 */
H A Dstm32f423xx.h11901 #define SDIO_ICR_CCRCFAILC_Pos (0U) macro
11902 #define SDIO_ICR_CCRCFAILC_Msk (0x1UL << SDIO_ICR_CCRCFAILC_Pos) /*!< 0x00000001 */
H A Dstm32f412rx.h11077 #define SDIO_ICR_CCRCFAILC_Pos (0U) macro
11078 #define SDIO_ICR_CCRCFAILC_Msk (0x1UL << SDIO_ICR_CCRCFAILC_Pos) /*!< 0x00000001 */
H A Dstm32f417xx.h11590 #define SDIO_ICR_CCRCFAILC_Pos (0U) macro
11591 #define SDIO_ICR_CCRCFAILC_Msk (0x1UL << SDIO_ICR_CCRCFAILC_Pos) /*!< 0x00000001 */
H A Dstm32f446xx.h12492 #define SDIO_ICR_CCRCFAILC_Pos (0U) macro
12493 #define SDIO_ICR_CCRCFAILC_Msk (0x1UL << SDIO_ICR_CCRCFAILC_Pos) /*!< 0x00000001 */
H A Dstm32f427xx.h12453 #define SDIO_ICR_CCRCFAILC_Pos (0U) macro
12454 #define SDIO_ICR_CCRCFAILC_Msk (0x1UL << SDIO_ICR_CCRCFAILC_Pos) /*!< 0x00000001 */
H A Dstm32f437xx.h12755 #define SDIO_ICR_CCRCFAILC_Pos (0U) macro
12756 #define SDIO_ICR_CCRCFAILC_Msk (0x1UL << SDIO_ICR_CCRCFAILC_Pos) /*!< 0x00000001 */
H A Dstm32f429xx.h12809 #define SDIO_ICR_CCRCFAILC_Pos (0U) macro
12810 #define SDIO_ICR_CCRCFAILC_Msk (0x1UL << SDIO_ICR_CCRCFAILC_Pos) /*!< 0x00000001 */
H A Dstm32f439xx.h13103 #define SDIO_ICR_CCRCFAILC_Pos (0U) macro
13104 #define SDIO_ICR_CCRCFAILC_Msk (0x1UL << SDIO_ICR_CCRCFAILC_Pos) /*!< 0x00000001 */
H A Dstm32f469xx.h15833 #define SDIO_ICR_CCRCFAILC_Pos (0U) macro
15834 #define SDIO_ICR_CCRCFAILC_Msk (0x1UL << SDIO_ICR_CCRCFAILC_Pos) /*!< 0x00000001 */
H A Dstm32f479xx.h16130 #define SDIO_ICR_CCRCFAILC_Pos (0U) macro
16131 #define SDIO_ICR_CCRCFAILC_Msk (0x1UL << SDIO_ICR_CCRCFAILC_Pos) /*!< 0x00000001 */
/btstack/port/stm32-f4discovery-cc256x/Drivers/CMSIS/Device/ST/STM32F4xx/Include/
H A Dstm32f407xx.h11324 #define SDIO_ICR_CCRCFAILC_Pos (0U) macro
11325 #define SDIO_ICR_CCRCFAILC_Msk (0x1UL << SDIO_ICR_CCRCFAILC_Pos) /*!< 0x00000001 */