Home
last modified time | relevance | path

Searched refs:SCB_DCCSW_SET_Pos (Results 1 – 25 of 25) sorted by relevance

/btstack/port/renesas-ek-ra6m4a-da14531/e2-project/ra/arm/CMSIS_5/CMSIS/Core/Include/
H A Dcachel1_armv7.h271 SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) | in SCB_CleanDCache()
H A Dcore_cm7.h832 #define SCB_DCCSW_SET_Pos 5U /*!< SCB … macro
833 #define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB …
H A Dcore_cm35p.h914 #define SCB_DCCSW_SET_Pos 5U /*!< SCB … macro
915 #define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB …
H A Dcore_armv8mml.h914 #define SCB_DCCSW_SET_Pos 5U /*!< SCB … macro
915 #define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB …
H A Dcore_cm33.h914 #define SCB_DCCSW_SET_Pos 5U /*!< SCB … macro
915 #define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB …
H A Dcore_cm55.h975 #define SCB_DCCSW_SET_Pos 5U /*!< SCB … macro
976 #define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB …
H A Dcore_armv81mml.h975 #define SCB_DCCSW_SET_Pos 5U /*!< SCB … macro
976 #define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB …
/btstack/port/stm32-l451-miromico-sx1280/Drivers/CMSIS/Include/
H A Dcore_cm7.h826 #define SCB_DCCSW_SET_Pos 5U /*!< SCB … macro
827 #define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB …
2409 SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) | in SCB_CleanDCache()
H A Dcore_armv8mml.h914 #define SCB_DCCSW_SET_Pos 5U /*!< SCB … macro
915 #define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB …
H A Dcore_cm33.h914 #define SCB_DCCSW_SET_Pos 5U /*!< SCB … macro
915 #define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB …
/btstack/port/stm32-l073rz-nucleo-em9304/Drivers/CMSIS/Include/
H A Dcore_cm7.h811 #define SCB_DCCSW_SET_Pos 5U /*!< SCB … macro
812 #define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB …
2250 SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) | in SCB_CleanDCache()
/btstack/port/stm32-f4discovery-usb/Drivers/CMSIS/Include/
H A Dcore_cm7.h826 #define SCB_DCCSW_SET_Pos 5U /*!< SCB … macro
827 #define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB …
2409 SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) | in SCB_CleanDCache()
H A Dcore_armv8mml.h914 #define SCB_DCCSW_SET_Pos 5U /*!< SCB … macro
915 #define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB …
H A Dcore_cm33.h914 #define SCB_DCCSW_SET_Pos 5U /*!< SCB … macro
915 #define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB …
/btstack/port/stm32-f4discovery-usb/Drivers/CMSIS/Core/Include/
H A Dcore_cm7.h826 #define SCB_DCCSW_SET_Pos 5U /*!< SCB … macro
827 #define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB …
2409 SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) | in SCB_CleanDCache()
H A Dcore_armv8mml.h914 #define SCB_DCCSW_SET_Pos 5U /*!< SCB … macro
915 #define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB …
H A Dcore_cm33.h914 #define SCB_DCCSW_SET_Pos 5U /*!< SCB … macro
915 #define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB …
/btstack/port/stm32-wb55xx-nucleo-freertos/Drivers/CMSIS/Include/
H A Dcore_cm7.h826 #define SCB_DCCSW_SET_Pos 5U /*!< SCB … macro
827 #define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB …
2409 SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) | in SCB_CleanDCache()
/btstack/port/stm32-f4discovery-cc256x/Drivers/CMSIS/Include/
H A Dcore_cm7.h826 #define SCB_DCCSW_SET_Pos 5U /*!< SCB … macro
827 #define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB …
2409 SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) | in SCB_CleanDCache()
H A Dcore_armv8mml.h914 #define SCB_DCCSW_SET_Pos 5U /*!< SCB … macro
915 #define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB …
H A Dcore_cm33.h914 #define SCB_DCCSW_SET_Pos 5U /*!< SCB … macro
915 #define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB …
/btstack/port/stm32-l476rg-nucleo-sx1280/Drivers/CMSIS/Include/
H A Dcore_cm7.h826 #define SCB_DCCSW_SET_Pos 5U /*!< SCB … macro
827 #define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB …
2455 SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) | in SCB_CleanDCache()
H A Dcore_armv8mml.h906 #define SCB_DCCSW_SET_Pos 5U /*!< SCB … macro
907 #define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB …
H A Dcore_cm33.h906 #define SCB_DCCSW_SET_Pos 5U /*!< SCB … macro
907 #define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB …
/btstack/port/renesas-tb-s1ja-cc256x/template/btstack_example/synergy/ssp/inc/bsp/cmsis/Include/
H A Dcore_armv8mml.h867 #define SCB_DCCSW_SET_Pos 5U /*!< SCB … macro
868 #define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB …