/btstack/port/stm32-f4discovery-usb/Drivers/CMSIS/Device/ST/STM32F4xx/Include/ |
H A D | stm32f410rx.h | 6993 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos (3U) macro 6994 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) /*…
|
H A D | stm32f410tx.h | 6943 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos (3U) macro 6944 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) /*…
|
H A D | stm32f410cx.h | 6989 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos (3U) macro 6990 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) /*…
|
H A D | stm32f401xe.h | 6881 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos (3U) macro 6882 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) /*…
|
H A D | stm32f401xc.h | 6881 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos (3U) macro 6882 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) /*…
|
H A D | stm32f411xe.h | 6912 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos (3U) macro 6913 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) /*…
|
H A D | stm32f412cx.h | 11526 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos (3U) macro 11527 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) /*…
|
H A D | stm32f405xx.h | 12412 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos (3U) macro 12413 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) /*…
|
H A D | stm32f415xx.h | 12697 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos (3U) macro 12698 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) /*…
|
H A D | stm32f412zx.h | 12536 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos (3U) macro 12537 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) /*…
|
H A D | stm32f407xx.h | 12748 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos (3U) macro 12749 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) /*…
|
H A D | stm32f412vx.h | 12516 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos (3U) macro 12517 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) /*…
|
H A D | stm32f413xx.h | 13425 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos (3U) macro 13426 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) /*…
|
H A D | stm32f423xx.h | 13575 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos (3U) macro 13576 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) /*…
|
H A D | stm32f412rx.h | 12503 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos (3U) macro 12504 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) /*…
|
H A D | stm32f417xx.h | 13028 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos (3U) macro 13029 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) /*…
|
H A D | stm32f446xx.h | 13977 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos (3U) macro 13978 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) /*…
|
H A D | stm32f427xx.h | 13944 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos (3U) macro 13945 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) /*…
|
H A D | stm32f437xx.h | 14246 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos (3U) macro 14247 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) /*…
|
H A D | stm32f429xx.h | 14300 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos (3U) macro 14301 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) /*…
|
H A D | stm32f439xx.h | 14594 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos (3U) macro 14595 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) /*…
|
H A D | stm32f469xx.h | 17313 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos (3U) macro 17314 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) /*…
|
H A D | stm32f479xx.h | 17610 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos (3U) macro 17611 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) /*…
|
/btstack/port/stm32-f4discovery-cc256x/Drivers/CMSIS/Device/ST/STM32F4xx/Include/ |
H A D | stm32f407xx.h | 12764 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos (3U) macro 12765 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) /*…
|