Home
last modified time | relevance | path

Searched full:protection (Results 1 – 25 of 92) sorted by relevance

1234

/nrf52832-nimble/nordic/nrfx/mdk/
H A Dnrf51_bitfields.h2401 /* Description: Memory Protection Unit. */
2533 /* Description: Erase and write protection bit enable set register. */
2535 /* Bit 31 : Protection enable for region 31. */
2538 #define MPU_PROTENSET0_PROTREG31_Disabled (0UL) /*!< Protection disabled. */
2539 #define MPU_PROTENSET0_PROTREG31_Enabled (1UL) /*!< Protection enabled. */
2540 #define MPU_PROTENSET0_PROTREG31_Set (1UL) /*!< Enable protection on write. */
2542 /* Bit 30 : Protection enable for region 30. */
2545 #define MPU_PROTENSET0_PROTREG30_Disabled (0UL) /*!< Protection disabled. */
2546 #define MPU_PROTENSET0_PROTREG30_Enabled (1UL) /*!< Protection enabled. */
2547 #define MPU_PROTENSET0_PROTREG30_Set (1UL) /*!< Enable protection on write. */
[all …]
H A Dnrf52_bitfields.h140 /* Bit 31 : Enable protection for region 31. Write '0' has no effect. */
143 #define BPROT_CONFIG0_REGION31_Disabled (0UL) /*!< Protection disabled */
144 #define BPROT_CONFIG0_REGION31_Enabled (1UL) /*!< Protection enable */
146 /* Bit 30 : Enable protection for region 30. Write '0' has no effect. */
149 #define BPROT_CONFIG0_REGION30_Disabled (0UL) /*!< Protection disabled */
150 #define BPROT_CONFIG0_REGION30_Enabled (1UL) /*!< Protection enable */
152 /* Bit 29 : Enable protection for region 29. Write '0' has no effect. */
155 #define BPROT_CONFIG0_REGION29_Disabled (0UL) /*!< Protection disabled */
156 #define BPROT_CONFIG0_REGION29_Enabled (1UL) /*!< Protection enable */
158 /* Bit 28 : Enable protection for region 28. Write '0' has no effect. */
[all …]
H A Dnrf51.svd1271 <description>Memory Protection Unit.</description>
1658 <description>Erase and write protection bit enable set register.</description>
1663 <description>Protection enable for region 0.</description>
1669 <description>Protection disabled.</description>
1674 <description>Protection enabled.</description>
1682 <description>Enable protection on write.</description>
1689 <description>Protection enable for region 1.</description>
1695 <description>Protection disabled.</description>
1700 <description>Protection enabled.</description>
1708 <description>Enable protection on write.</description>
[all …]
H A Dnrf52.svd311 … <description>CKxx - 7x8 WLCSP 56 balls with backside coating for light protection</description>
929 <description>Access Port protection</description>
936 …n>Enable or disable Access Port protection. Any other value than 0xFF being written to this field …
969 … <description>Operation as GPIO pins. Same protection as normal GPIO pins</description>
974 …<description>Operation as NFC antenna pins. Configures the protection for NFC operation</descripti…
1003 <description>Enable protection for region 0. Write '0' has no effect.</description>
1009 <description>Protection disabled</description>
1014 <description>Protection enable</description>
1021 <description>Enable protection for region 1. Write '0' has no effect.</description>
1027 <description>Protection disabled</description>
[all …]
H A Dnrf52810_bitfields.h175 /* Bit 31 : Enable protection for region 31. Write '0' has no effect. */
178 #define BPROT_CONFIG0_REGION31_Disabled (0UL) /*!< Protection disabled */
179 #define BPROT_CONFIG0_REGION31_Enabled (1UL) /*!< Protection enabled */
181 /* Bit 30 : Enable protection for region 30. Write '0' has no effect. */
184 #define BPROT_CONFIG0_REGION30_Disabled (0UL) /*!< Protection disabled */
185 #define BPROT_CONFIG0_REGION30_Enabled (1UL) /*!< Protection enabled */
187 /* Bit 29 : Enable protection for region 29. Write '0' has no effect. */
190 #define BPROT_CONFIG0_REGION29_Disabled (0UL) /*!< Protection disabled */
191 #define BPROT_CONFIG0_REGION29_Enabled (1UL) /*!< Protection enabled */
193 /* Bit 28 : Enable protection for region 28. Write '0' has no effect. */
[all …]
H A Dnrf52810.svd774 <description>Access port protection</description>
781 <description>Enable or disable access port protection.</description>
821 <description>Enable protection for region 0. Write '0' has no effect.</description>
827 <description>Protection disabled</description>
832 <description>Protection enabled</description>
839 <description>Enable protection for region 1. Write '0' has no effect.</description>
845 <description>Protection disabled</description>
850 <description>Protection enabled</description>
857 <description>Enable protection for region 2. Write '0' has no effect.</description>
863 <description>Protection disabled</description>
[all …]
/nrf52832-nimble/rt-thread/components/net/lwip-2.0.2/doc/
H A Dsys_arch.txt213 main-loop and from interrupts), the SYS_LIGHTWEIGHT_PROT protection SHOULD be enabled!
217 This optional function does a "fast" critical region protection and returns
218 the previous protection level. This function is only called during very short
231 This optional function does a "fast" set of critical region protection to the
277 SYS_ARCH_DECL_PROTECT(x) - declare a protection state variable.
278 SYS_ARCH_PROTECT(x) - enter protection mode.
279 SYS_ARCH_UNPROTECT(x) - leave protection mode.
/nrf52832-nimble/rt-thread/components/net/lwip-1.4.1/doc/
H A Dsys_arch.txt181 This optional function does a "fast" critical region protection and returns
182 the previous protection level. This function is only called during very short
195 This optional function does a "fast" set of critical region protection to the
241 SYS_ARCH_DECL_PROTECT(x) - declare a protection state variable.
242 SYS_ARCH_PROTECT(x) - enter protection mode.
243 SYS_ARCH_UNPROTECT(x) - leave protection mode.
/nrf52832-nimble/rt-thread/components/net/lwip-1.4.1/src/include/lwip/
H A Dsys.h240 /* Critical Region Protection */
242 In some implementations they can provide a more light-weight protection
247 * define SYS_LIGHTWEIGHT_PROT in lwipopts.h if you want inter-task protection
254 * declare a protection variable. This macro will default to defining a variable of
263 * already protected. The old protection level is returned in the variable
270 * Perform a "fast" set of the protection level to "lev". This could be
H A Dmem.h50 /* in case C library malloc() needs extra protection,
/nrf52832-nimble/rt-thread/components/net/lwip-2.0.2/src/include/lwip/
H A Dsys.h352 /* Critical Region Protection */
354 In some implementations they can provide a more light-weight protection
359 * define SYS_LIGHTWEIGHT_PROT in lwipopts.h if you want inter-task protection
368 * declare a protection variable. This macro will default to defining a variable of
379 * already protected. The old protection level is returned in the variable
388 * Perform a "fast" set of the protection level to "lev". This could be
/nrf52832-nimble/rt-thread/components/net/lwip-2.1.0/src/include/lwip/
H A Dsys.h448 /* Critical Region Protection */
450 In some implementations they can provide a more light-weight protection
455 * define SYS_LIGHTWEIGHT_PROT in lwipopts.h if you want inter-task protection
464 * declare a protection variable. This macro will default to defining a variable of
475 * already protected. The old protection level is returned in the variable
484 * Perform a "fast" set of the protection level to "lev". This could be
/nrf52832-nimble/rt-thread/libcpu/avr32/uc3/
H A Dexception_gcc.S107 // ITLB Protection.
152 // DTLB Protection (Read).
157 // DTLB Protection (Write).
/nrf52832-nimble/rt-thread/libcpu/ppc/ppc405/include/asm/
H A Dprocessor.h45 #define MSR_PE (1<<3) /* Protection Enable */
46 #define MSR_PX (1<<2) /* Protection Exclusive Mode */
219 #define ESR_IMCP 0x80000000 /* Instr. Machine Check - Protection */
325 #define SPRN_PBL1 0x3FC /* Protection Bound Lower 1 */
326 #define SPRN_PBL2 0x3FE /* Protection Bound Lower 2 */
327 #define SPRN_PBU1 0x3FD /* Protection Bound Upper 1 */
328 #define SPRN_PBU2 0x3FF /* Protection Bound Upper 2 */
435 #define SPRN_ZPR 0x3B0 /* Zone Protection Register */
/nrf52832-nimble/rt-thread/libcpu/ia32/
H A Dtrap.c92 rt_kprintf("General protection interrupt\n"); in rt_hw_trap_irq()
H A Dcontext_gcc.S31 * A protection fault maybe occure for img created by some compiler,eg.gcc in the fedor-11
/nrf52832-nimble/rt-thread/components/CMSIS/Include/
H A Dcore_cm0plus.h474 \defgroup CMSIS_MPU Memory Protection Unit (MPU)
475 \brief Type definitions for the Memory Protection Unit (MPU)
479 /** \brief Structure type to access the Memory Protection Unit (MPU).
586 …#define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit …
587 …#define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit …
H A Dcore_sc000.h493 \defgroup CMSIS_MPU Memory Protection Unit (MPU)
494 \brief Type definitions for the Memory Protection Unit (MPU)
498 /** \brief Structure type to access the Memory Protection Unit (MPU).
606 …#define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit …
607 …#define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit …
/nrf52832-nimble/nordic/cmsis/include/
H A Dcore_cm0plus.h564 \defgroup CMSIS_MPU Memory Protection Unit (MPU)
565 \brief Type definitions for the Memory Protection Unit (MPU)
570 \brief Structure type to access the Memory Protection Unit (MPU).
704 #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */
705 #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */
H A Dcore_sc000.h575 \defgroup CMSIS_MPU Memory Protection Unit (MPU)
576 \brief Type definitions for the Memory Protection Unit (MPU)
581 \brief Structure type to access the Memory Protection Unit (MPU).
716 #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */
717 #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */
/nrf52832-nimble/packages/NimBLE-latest/nimble/host/mesh/
H A Dsyscfg.yml98 protection list. This option is similar to the network message
112 relays. This option is similar to the replay protection list,
/nrf52832-nimble/rt-thread/components/net/lwip-2.1.0/src/include/netif/
H A Dbridgeif.h106 /* define bridgeif protection to sys_arch_protect... */
/nrf52832-nimble/rt-thread/components/dfs/src/
H A Dpoll.c9 * 2018-03-09 Bernard Add protection for pt->triggered.
/nrf52832-nimble/rt-thread/components/dfs/filesystems/jffs2/include/port/sys/
H A Dtypes.h87 #endif /* CYGONCE_ISO_SYS_TYPES_H multiple inclusion protection */
/nrf52832-nimble/rt-thread/components/dfs/filesystems/uffs/src/inc/uffs/
H A Duffs_fd.h92 int st_mode; /* protection */

1234