Searched +full:mediatek +full:- +full:display (Results 1 – 25 of 80) sorted by relevance
1234
/linux-6.14.4/Documentation/devicetree/bindings/arm/mediatek/ |
D | mediatek,mmsys.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/arm/mediatek/mediatek,mmsys.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: MediaTek mmsys controller 10 - Matthias Brugger <[email protected]> 13 The MediaTek mmsys system controller provides clock control, routing control, 18 pattern: "^syscon@[0-9a-f]+$" 22 - items: 23 - enum: [all …]
|
/linux-6.14.4/Documentation/devicetree/bindings/display/mediatek/ |
D | mediatek,color.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/display/mediatek/mediatek,color.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Mediatek display color processor 10 - Chun-Kuang Hu <[email protected]> 11 - Philipp Zabel <[email protected]> 14 Mediatek display color processor, namely COLOR, provides hue, luma and 19 Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.yaml 25 - enum: [all …]
|
D | mediatek,merge.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/display/mediatek/mediatek,merge.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Mediatek display merge 10 - Chun-Kuang Hu <[email protected]> 11 - Philipp Zabel <[email protected]> 14 Mediatek display merge, namely MERGE, is used to merge two slice-per-line 15 inputs into one side-by-side output. 18 Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.yaml [all …]
|
D | mediatek,gamma.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/display/mediatek/mediatek,gamma.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Mediatek display gamma correction 10 - Chun-Kuang Hu <[email protected]> 11 - Philipp Zabel <[email protected]> 14 Mediatek display gamma correction, namely GAMMA, provides a nonlinear 15 operation used to adjust luminance in display system. 18 Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.yaml [all …]
|
D | mediatek,ovl.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/display/mediatek/mediatek,ovl.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Mediatek display overlay 10 - Chun-Kuang Hu <[email protected]> 11 - Philipp Zabel <[email protected]> 14 Mediatek display overlay, namely OVL, can do alpha blending from 18 Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.yaml 24 - enum: [all …]
|
D | mediatek,split.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/display/mediatek/mediatek,split.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Mediatek display split 10 - Chun-Kuang Hu <[email protected]> 11 - Philipp Zabel <[email protected]> 14 Mediatek display split, namely SPLIT, is used to split stream to two 18 Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.yaml 24 - enum: [all …]
|
D | mediatek,od.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/display/mediatek/mediatek,od.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Mediatek display overdirve 10 - Chun-Kuang Hu <[email protected]> 11 - Philipp Zabel <[email protected]> 14 Mediatek display overdrive, namely OD, increases the transition values 18 Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.yaml 24 - enum: [all …]
|
D | mediatek,ccorr.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/display/mediatek/mediatek,ccorr.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Mediatek display color correction 10 - Chun-Kuang Hu <[email protected]> 11 - Philipp Zabel <[email protected]> 14 Mediatek display color correction, namely CCORR, reproduces correct color 18 Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.yaml 24 - enum: [all …]
|
D | mediatek,dither.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/display/mediatek/mediatek,dither.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Mediatek display dither processor 10 - Chun-Kuang Hu <[email protected]> 11 - Philipp Zabel <[email protected]> 14 Mediatek display dither processor, namely DITHER, works by approximating 19 Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.yaml 25 - enum: [all …]
|
D | mediatek,dsc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/display/mediatek/mediatek,dsc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: mediatek display DSC controller 10 - Chun-Kuang Hu <[email protected]> 11 - Philipp Zabel <[email protected]> 15 compressing and decompressing image display streams, including 17 video bit stream. DSC is designed for real-time systems with 18 real-time compression, transmission, decompression and Display. [all …]
|
D | mediatek,postmask.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/display/mediatek/mediatek,postmask.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Mediatek display postmask 10 - Chun-Kuang Hu <[email protected]> 11 - Philipp Zabel <[email protected]> 14 Mediatek display postmask, namely POSTMASK, provides round corner pattern 18 Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.yaml 24 - enum: [all …]
|
D | mediatek,ovl-2l.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/display/mediatek/mediatek,ovl-2l.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Mediatek display overlay 2 layer 10 - Chun-Kuang Hu <[email protected]> 11 - Philipp Zabel <[email protected]> 14 Mediatek display overlay 2 layer, namely OVL-2L, provides 2 more layer 16 OVL-2L device node must be siblings to the central MMSYS_CONFIG node. 18 Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.yaml [all …]
|
D | mediatek,ufoe.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/display/mediatek/mediatek,ufoe.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Mediatek display UFOe 10 - Chun-Kuang Hu <[email protected]> 11 - Philipp Zabel <[email protected]> 14 Mediatek display UFOe stands for Unified Frame Optimization engine. 19 Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.yaml 25 - enum: [all …]
|
D | mediatek,dsi.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/display/mediatek/mediatek,dsi.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: MediaTek DSI Controller 10 - Chun-Kuang Hu <[email protected]> 11 - Philipp Zabel <[email protected]> 12 - Jitao Shi <jitao.shi@mediatek.com> 15 The MediaTek DSI function block is a sink of the display subsystem and can 16 drive up to 4-lane MIPI DSI output. Two DSIs can be synchronized for dual- [all …]
|
D | mediatek,aal.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/display/mediatek/mediatek,aal.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Mediatek display adaptive ambient light processor 10 - Chun-Kuang Hu <[email protected]> 11 - Philipp Zabel <[email protected]> 14 Mediatek display adaptive ambient light processor, namely AAL, 18 Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.yaml 24 - enum: [all …]
|
D | mediatek,ethdr.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/display/mediatek/mediatek,ethdr.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: MediaTek Ethdr Device 10 - Chun-Kuang Hu <[email protected]> 11 - Philipp Zabel <[email protected]> 14 ETHDR (ET High Dynamic Range) is a MediaTek internal HDR engine and is 15 designed for HDR video and graphics conversion in the external display path. 18 output the required HDR or SDR signal to the subsequent display path. [all …]
|
D | mediatek,rdma.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/display/mediatek/mediatek,rdma.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Mediatek Read Direct Memory Access 10 - Chun-Kuang Hu <[email protected]> 11 - Philipp Zabel <[email protected]> 14 Mediatek Read Direct Memory Access(RDMA) component used to read the 15 data into DMA. It provides real time data to the back-end panel 20 Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.yaml [all …]
|
D | mediatek,dp.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/display/mediatek/mediatek,dp.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: MediaTek Display Port Controller 10 - Chun-Kuang Hu <[email protected]> 11 - Jitao shi <jitao.shi@mediatek.com> 14 MediaTek DP and eDP are different hardwares and there are some features 24 - mediatek,mt8188-dp-tx 25 - mediatek,mt8188-edp-tx [all …]
|
/linux-6.14.4/Documentation/devicetree/bindings/media/ |
D | mediatek,mdp3-tcc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/media/mediatek,mdp3-tcc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: MediaTek Media Data Path 3 Tone Curve Conversion 10 - Matthias Brugger <[email protected]> 16 brightness range that standard display devices typically support. 21 - mediatek,mt8195-mdp3-tcc 26 mediatek,gce-client-reg: 28 The register of display function block to be set by gce. There are 4 arguments, [all …]
|
D | mediatek,mdp3-tdshp.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/media/mediatek,mdp3-tdshp.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: MediaTek Media Data Path 3 Two-Dimensional Sharpness 10 - Matthias Brugger <[email protected]> 11 - Moudy Ho <moudy.ho@mediatek.com> 14 Two-Dimensional Sharpness (TDSHP) is a Media Profile Path 3 (MDP3) component 20 - mediatek,mt8195-mdp3-tdshp 25 mediatek,gce-client-reg: [all …]
|
D | mediatek,mdp3-fg.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/media/mediatek,mdp3-fg.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: MediaTek Media Data Path 3 Film Grain 10 - Matthias Brugger <[email protected]> 11 - Moudy Ho <moudy.ho@mediatek.com> 20 - mediatek,mt8195-mdp3-fg 25 mediatek,gce-client-reg: 27 The register of display function block to be set by gce. There are 4 arguments, [all …]
|
D | mediatek,mdp3-hdr.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/media/mediatek,mdp3-hdr.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: MediaTek Media Data Path 3 HDR 10 - Matthias Brugger <[email protected]> 11 - Moudy Ho <moudy.ho@mediatek.com> 20 - mediatek,mt8195-mdp3-hdr 25 mediatek,gce-client-reg: 27 The register of display function block to be set by gce. There are 4 arguments, [all …]
|
D | mediatek,mdp3-stitch.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/media/mediatek,mdp3-stitch.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: MediaTek Media Data Path 3 STITCH 10 - Matthias Brugger <[email protected]> 11 - Moudy Ho <moudy.ho@mediatek.com> 20 - mediatek,mt8195-mdp3-stitch 25 mediatek,gce-client-reg: 27 The register of display function block to be set by gce. There are 4 arguments, [all …]
|
/linux-6.14.4/drivers/gpu/drm/ci/ |
D | test.yml | 1 .test-rules: 3 - if: '$FD_FARM == "offline" && $RUNNER_TAG =~ /^google-freedreno-/' 5 - if: '$COLLABORA_FARM == "offline" && $RUNNER_TAG =~ /^mesa-ci-x86-64-lava-/' 7 - !reference [.no_scheduled_pipelines-rules, rules] 8 - when: on_success 10 .lava-test: 12 - .test-rules 16 - rm -rf install 17 - tar -xf artifacts/install.tar 18 - mv install/* artifacts/. [all …]
|
/linux-6.14.4/arch/arm64/boot/dts/mediatek/ |
D | mt8195.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 3 * Copyright (c) 2021 MediaTek Inc. 4 * Author: Seiya Wang <seiya.wang@mediatek.com> 7 /dts-v1/; 8 #include <dt-bindings/clock/mt8195-clk.h> 9 #include <dt-bindings/gce/mt8195-gce.h> 10 #include <dt-bindings/interrupt-controller/arm-gic.h> 11 #include <dt-bindings/interrupt-controller/irq.h> 12 #include <dt-bindings/memory/mt8195-memory-port.h> 13 #include <dt-bindings/phy/phy.h> [all …]
|
1234