Home
last modified time | relevance | path

Searched full:clint (Results 1 – 19 of 19) sorted by relevance

/linux-6.14.4/Documentation/devicetree/bindings/timer/
Dsifive,clint.yaml4 $id: http://devicetree.org/schemas/timer/sifive,clint.yaml#
15 Core Local Interruptor (CLINT) for M-mode timer and M-mode inter-processor
18 interrupt controller is the parent interrupt controller for CLINT device.
19 The clock frequency of CLINT is specified via "timebase-frequency" DT
23 T-Head C906/C910 CPU cores include an implementation of CLINT too, however
32 - canaan,k210-clint # Canaan Kendryte K210
33 - sifive,fu540-c000-clint # SiFive FU540
34 - spacemit,k1-clint # SpacemiT K1
35 - starfive,jh7100-clint # StarFive JH7100
36 - starfive,jh7110-clint # StarFive JH7110
[all …]
Dthead,c900-aclint-mtimer.yaml7 title: Sophgo CLINT Timer
/linux-6.14.4/drivers/clocksource/
Dtimer-clint.c6 * CLINT MMIO timer device.
9 #define pr_fmt(fmt) "clint: " fmt
28 #include <asm/clint.h>
35 /* CLINT manages IPI and Timer for RISC-V M-mode */
172 * Ensure that CLINT device interrupts are either RV_IRQ_TIMER or in clint_timer_init_dt()
203 /* If CLINT ipi or timer irq not found then fail */ in clint_timer_init_dt()
239 "clint-timer", &clint_clock_event); in clint_timer_init_dt()
259 "clockevents/clint/timer:starting", in clint_timer_init_dt()
DKconfig656 bool "CLINT Timer for the RISC-V platform" if COMPILE_TEST
661 This option enables the CLINT timer for RISC-V systems. The CLINT
DMakefile84 obj-$(CONFIG_CLINT_TIMER) += timer-clint.o
/linux-6.14.4/arch/riscv/boot/dts/sophgo/
Dcv1800b.dtsi31 &clint {
32 compatible = "sophgo,cv1800b-clint", "thead,c900-clint";
Dcv1812h.dtsi33 &clint {
34 compatible = "sophgo,cv1812h-clint", "thead,c900-clint";
Dsg2002.dtsi33 &clint {
34 compatible = "sophgo,sg2002-clint", "thead,c900-clint";
Dcv18xx.dtsi357 clint: timer@74000000 { label
/linux-6.14.4/arch/riscv/include/asm/
Dclint.h14 * This lives in the CLINT driver, but is accessed directly by timex.h to avoid
Dtimex.h15 #include <asm/clint.h>
/linux-6.14.4/Documentation/devicetree/bindings/interrupt-controller/
Dthead,c900-aclint-mswi.yaml7 title: Sophgo sg2042 CLINT Machine-level Software Interrupt Device
/linux-6.14.4/arch/riscv/boot/dts/starfive/
Djh7100.dtsi156 clint: clint@2000000 { label
157 compatible = "starfive,jh7100-clint", "sifive,clint0";
Djh7110.dtsi354 clint: timer@2000000 { label
355 compatible = "starfive,jh7110-clint", "sifive,clint0";
/linux-6.14.4/arch/riscv/boot/dts/microchip/
Dmpfs.dtsi221 clint: clint@2000000 { label
222 compatible = "sifive,fu540-c000-clint", "sifive,clint0";
/linux-6.14.4/arch/riscv/boot/dts/thead/
Dth1520.dtsi253 clint: timer@ffdc000000 { label
254 compatible = "thead,th1520-clint", "thead,c900-clint";
/linux-6.14.4/arch/riscv/boot/dts/spacemit/
Dk1.dtsi429 clint: timer@e4000000 { label
430 compatible = "spacemit,k1-clint", "sifive,clint0";
/linux-6.14.4/drivers/irqchip/
Dirq-riscv-intc.c98 * (such as PLIC, SBI IPI, CLINT, APLIC, IMSIC, etc) implement in riscv_intc_irq_eoi()
/linux-6.14.4/arch/riscv/boot/dts/canaan/
Dk210.dtsi111 compatible = "canaan,k210-clint", "sifive,clint0";