| /linux-6.14.4/arch/arm64/kvm/hyp/nvhe/ |
| D | sys_regs.c | 293 * Accessor for AArch32 feature id registers.
295 * The value of these registers is "unknown" according to the spec if AArch32
341 /* Mark the specified system register as an AArch32 feature id register. */
342 #define AARCH32(REG) { SYS_DESC(REG), .access = pvm_access_id_aarch32 } macro
375 /* AArch64 mappings of the AArch32 ID registers */
377 AARCH32(SYS_ID_PFR0_EL1),
378 AARCH32(SYS_ID_PFR1_EL1),
379 AARCH32(SYS_ID_DFR0_EL1),
380 AARCH32(SYS_ID_AFR0_EL1),
381 AARCH32(SYS_ID_MMFR0_EL1),
[all …]
|
| D | pkvm.c | 66 /* No support for AArch32. */ in pvm_init_traps_hcr()
137 /* Protected KVM does not support AArch32 guests. */ in pkvm_check_pvm_cpu_features()
138 if (kvm_has_feat(kvm, ID_AA64PFR0_EL1, EL0, AARCH32) || in pkvm_check_pvm_cpu_features()
139 kvm_has_feat(kvm, ID_AA64PFR0_EL1, EL1, AARCH32)) in pkvm_check_pvm_cpu_features()
|
| D | switch.c | 259 * AArch32. The ARMv8 architecture does not give the hypervisor a in fixup_guest_exit()
260 * mechanism to prevent a guest from dropping to AArch32 EL0 if in fixup_guest_exit()
|
| /linux-6.14.4/arch/arm64/include/asm/ |
| D | ptrace.h | 35 /* AArch32-specific ptrace requests */
45 /* SPSR_ELx bits for exceptions taken from AArch32 */
77 /* AArch32 CPSR bits, as seen in AArch32 */
103 /* sizeof(struct user) for AArch32 */
106 /* Architecturally defined mapping between AArch32 and AArch64 registers */
|
| D | kvm_emulate.h | 156 * AArch32 with banked registers.
228 * The layout of SPSR for an AArch32 state is different when observed from an
229 * AArch64 SPSR_ELx or an AArch32 SPSR_*. This function generates the AArch32
235 * - The AArch32 view (SPSR_abt) in section G8.2.126, page G8-6256
236 * - The AArch32 view (SPSR_und) in section G8.2.132, page G8-6280
243 * | 21 | SS | DIT | SS doesn't exist in AArch32 |
|
| D | elf.h | 204 /* AArch32 registers. */
214 /* AArch32 EABI. */
264 /* No known properties for AArch32 yet */ in arch_parse_elf_property()
|
| D | cpu.h | 69 struct cpuinfo_32bit aarch32; member
|
| D | debug-monitors.h | 48 /* AArch32 */
|
| D | mmu.h | 10 #define MMCF_AARCH32 0x1 /* mm context flag for AArch32 executables */
|
| /linux-6.14.4/arch/arm64/kvm/hyp/ |
| D | exception.c | 82 * of the inherited bits have the same position in the AArch64/AArch32 SPSR_ELx
83 * layouts, so we don't need to shuffle these for exceptions from AArch32 EL0.
86 * For the SPSR_ELx layout for AArch32, see ARM DDI 0487E.a page C5-426.
182 * For the SPSR layout seen from AArch32, see:
186 * For the SPSR_ELx layout for AArch32 seen from AArch64, see:
189 * Here we manipulate the fields in order of the AArch32 SPSR_ELx layout, from
224 // SS does not exist in AArch32, so ignore in get_except32_cpsr()
|
| /linux-6.14.4/tools/perf/pmu-events/arch/arm64/arm/cortex-a76/ |
| D | instruction.json | 13 …"PublicDescription": "This event only counts writes to CONTEXTIDR in AArch32 state, and via the CO…
20 …"PublicDescription": "This event only counts writes to TTBR0/TTBR1 in AArch32 state and TTBR0_EL1/…
|
| /linux-6.14.4/Documentation/trace/coresight/ |
| D | coresight-cpu-debug.rst | 43 - The driver supports a CPU running in either AArch64 or AArch32 mode. The
45 'ED' for register prefix (ARM DDI 0487A.k, chapter H9.1) and AArch32 uses
60 no offset applied and do not sample the instruction set state in AArch32
62 in AArch32 state, EDPCSR is not sampled; when the CPU operates in AArch64
|
| /linux-6.14.4/arch/arm64/kernel/ |
| D | kuser32.S | 3 * AArch32 user helpers.
11 * reasons with 32 bit (aarch32) applications that need them.
|
| D | traps.c | 464 /* check for AArch32 breakpoint instructions */ in do_el0_undef()
851 [ESR_ELx_EC_SVC32] = "SVC (AArch32)",
852 [ESR_ELx_EC_HVC32] = "HVC (AArch32)",
853 [ESR_ELx_EC_SMC32] = "SMC (AArch32)",
870 [ESR_ELx_EC_FP_EXC32] = "FP (AArch32)",
880 [ESR_ELx_EC_BKPT32] = "BKPT (AArch32)",
881 [ESR_ELx_EC_VECTOR32] = "Vector catch (AArch32)",
|
| D | sigreturn32.S | 3 * AArch32 sigreturn code.
|
| /linux-6.14.4/drivers/firmware/efi/ |
| D | cper-arm.c | 21 "AArch32 general purpose registers",
22 "AArch32 EL1 context registers",
23 "AArch32 EL2 context registers",
24 "AArch32 secure context registers",
|
| /linux-6.14.4/lib/raid6/ |
| D | recov_neon_inner.c | 12 * AArch32 does not provide this intrinsic natively because it does not
13 * implement the underlying instruction. AArch32 only provides a 64-bit
|
| /linux-6.14.4/arch/arm64/kvm/hyp/vhe/ |
| D | Makefile | 12 obj-y += ../vgic-v3-sr.o ../aarch32.o ../vgic-v2-cpuif-proxy.o ../entry.o \
|
| /linux-6.14.4/arch/arm64/include/uapi/asm/ |
| D | signal.h | 20 /* Required for AArch32 compatibility. */
|
| D | fcntl.h | 21 * Using our own definitions for AArch32 (compat) support.
|
| /linux-6.14.4/arch/arm64/ |
| D | Kconfig | 598 This option removes the AES hwcap for aarch32 user-space to
617 When running a compat (AArch32) userspace on an affected Cortex-A53
659 …bool "Cortex-A76/Neoverse-N1: MRC read following MRRC read of specific Generic Timer in AArch32 mi…
668 from AArch32 userspace.
1351 The system will use 16KB pages support. AArch32 emulation
1361 look-up. AArch32 emulation requires applications compiled
1719 kernel at EL1. AArch32-specific components such as system calls,
1724 that you will only be able to execute AArch32 binaries that were compiled
1829 instructions for AArch32 userspace code. When this option is
1840 AArch32 EL0, and is deprecated in ARMv8.
[all …]
|
| /linux-6.14.4/crypto/ |
| D | aegis128-neon-inner.c | 178 * AArch32 does not provide these intrinsics natively because it does not
179 * implement the underlying instructions. AArch32 only provides 64-bit
|
| /linux-6.14.4/arch/arm64/kvm/ |
| D | sys_regs.c | 42 * For AArch32, we only take care of what is being trapped. Anything
474 * for both AArch64 and AArch32 accesses.
495 if (p->Op0 == 0) { /* AArch32 */ in access_gic_sgi()
1210 /* The LC bit is RES1 when AArch32 is not supported */ in set_pmcr()
1691 * AArch32 ID registers are UNKNOWN if AArch32 isn't implemented at any in aa32_id_visibility()
2624 /* AArch64 mappings of the AArch32 ID registers */
3139 /* AArch32 SPSR_* are RES0 if trapped from a NV guest */
3706 * AArch32 debug register mappings
3708 * AArch32 DBGBVRn is mapped to DBGBVRn_EL1[31:0]
3709 * AArch32 DBGBXVRn is mapped to DBGBVRn_EL1[63:32]
[all …]
|
| /linux-6.14.4/tools/testing/selftests/kvm/arm64/ |
| D | aarch32_id_regs.c | 7 * Test that KVM handles the AArch64 views of the AArch32 ID registers as RAZ
|
| /linux-6.14.4/Documentation/virt/kvm/devices/ |
| D | arm-vgic-v3.rst | 205 CPU interface registers access is not implemented for AArch32 mode.
206 Error -ENXIO is returned when accessed in AArch32 mode.
|