Home
last modified time | relevance | path

Searched defs:FCR (Results 1 – 25 of 30) sorted by relevance

12

/btstack/port/stm32-wb55xx-nucleo-freertos/Drivers/CMSIS/Device/ST/STM32WBxx/Include/
H A Dstm32wb55xx.h432 …__IO uint32_t FCR; /*!< QUADSPI Flag Clear register, Address offset… member
739 __IO uint32_t FCR; /*!< LCD frame control register, Address offset: 0x04 */ member
/btstack/port/stm32-f4discovery-usb/Drivers/CMSIS/Device/ST/STM32F4xx/Include/
H A Dstm32f412zx.h343 __IO uint32_t FCR; /*!< DMA stream x FIFO control register */ member
638 …__IO uint32_t FCR; /*!< QUADSPI Flag Clear register, Address offset: 0… member
H A Dstm32f412vx.h343 __IO uint32_t FCR; /*!< DMA stream x FIFO control register */ member
638 …__IO uint32_t FCR; /*!< QUADSPI Flag Clear register, Address offset: 0… member
H A Dstm32f412rx.h343 __IO uint32_t FCR; /*!< DMA stream x FIFO control register */ member
638 …__IO uint32_t FCR; /*!< QUADSPI Flag Clear register, Address offset: 0… member
H A Dstm32f410rx.h239 __IO uint32_t FCR; /*!< DMA stream x FIFO control register */ member
H A Dstm32f410tx.h236 __IO uint32_t FCR; /*!< DMA stream x FIFO control register */ member
H A Dstm32f410cx.h239 __IO uint32_t FCR; /*!< DMA stream x FIFO control register */ member
H A Dstm32f446xx.h370 __IO uint32_t FCR; /*!< DMA stream x FIFO control register */ member
712 …__IO uint32_t FCR; /*!< QUADSPI Flag Clear register, Address offset: 0… member
H A Dstm32f413xx.h381 __IO uint32_t FCR; /*!< DMA stream x FIFO control register */ member
699 …__IO uint32_t FCR; /*!< QUADSPI Flag Clear register, Address offset: 0… member
H A Dstm32f423xx.h382 __IO uint32_t FCR; /*!< DMA stream x FIFO control register */ member
700 …__IO uint32_t FCR; /*!< QUADSPI Flag Clear register, Address offset: 0… member
H A Dstm32f411xe.h222 __IO uint32_t FCR; /*!< DMA stream x FIFO control register */ member
H A Dstm32f401xe.h221 __IO uint32_t FCR; /*!< DMA stream x FIFO control register */ member
H A Dstm32f401xc.h221 __IO uint32_t FCR; /*!< DMA stream x FIFO control register */ member
H A Dstm32f469xx.h362 __IO uint32_t FCR; /*!< DMA stream x FIFO control register */ member
914 …__IO uint32_t FCR; /*!< QUADSPI Flag Clear register, Address offset: 0… member
H A Dstm32f479xx.h363 __IO uint32_t FCR; /*!< DMA stream x FIFO control register */ member
915 …__IO uint32_t FCR; /*!< QUADSPI Flag Clear register, Address offset: 0… member
H A Dstm32f412cx.h342 __IO uint32_t FCR; /*!< DMA stream x FIFO control register */ member
H A Dstm32f415xx.h331 __IO uint32_t FCR; /*!< DMA stream x FIFO control register */ member
H A Dstm32f405xx.h332 __IO uint32_t FCR; /*!< DMA stream x FIFO control register */ member
H A Dstm32f417xx.h352 __IO uint32_t FCR; /*!< DMA stream x FIFO control register */ member
/btstack/port/renesas-tb-s1ja-cc256x/template/btstack_example/synergy/ssp/src/bsp/cmsis/Device/RENESAS/S1JA/Include/
H A DS1JA.h10093 …__IO uint16_t FCR; /*!< FIFO Control Register … member
13009 …__IO uint8_t FCR; /*!< Flash Control Register … member
/btstack/port/stm32-l073rz-nucleo-em9304/Drivers/CMSIS/Device/ST/STM32L0xx/Include/
H A Dstm32l073xx.h386 __IO uint32_t FCR; /*!< LCD frame control register, Address offset: 0x04 */ member
/btstack/port/stm32-l476rg-nucleo-sx1280/Drivers/CMSIS/Device/ST/STM32L4xx/Include/
H A Dstm32l476xx.h588 __IO uint32_t FCR; /*!< LCD frame control register, Address offset: 0x04 */ member
669 …__IO uint32_t FCR; /*!< QUADSPI Flag Clear register, Address offset… member
/btstack/port/renesas-ek-ra6m4a-da14531/e2-project/ra/fsp/src/bsp/cmsis/Device/RENESAS/Include/
H A Drenesas.h13240 …__IOM uint8_t FCR; /*!< (@ 0x00000114) Flash Control Register … member
19294 …__IOM uint16_t FCR; /*!< (@ 0x00000014) FIFO Control Register … member
31220 …__IOM uint32_t FCR; /*!< (@ 0x00000024) FIFO Control Register … member
/btstack/port/stm32-f4discovery-cc256x/Drivers/CMSIS/Device/ST/STM32F4xx/Include/
H A Dstm32f407xx.h369 __IO uint32_t FCR; /*!< DMA stream x FIFO control register */ member
/btstack/port/stm32-l451-miromico-sx1280/Drivers/CMSIS/Device/ST/STM32L4xx/Include/
H A Dstm32l451xx.h616 …__IO uint32_t FCR; /*!< QUADSPI Flag Clear register, Address offset… member

12