xref: /aosp_15_r20/external/llvm/test/CodeGen/MIR/X86/machine-instructions.mir (revision 9880d6810fe72a1726cb53787c6711e909410d58)

# RUN: llc -march=x86-64 -start-after branch-folder -stop-after branch-folder -o - %s | FileCheck %s
# This test ensures that the MIR parser parses X86 machine instructions
# correctly.

--- |

  define i32 @inc(i32 %a) {
  entry:
    %b = mul i32 %a, 11
    ret i32 %b
  }

...
---
# CHECK: name: inc
name:            inc
body: |
  bb.0.entry:
    ; CHECK:      MOV32rr
    ; CHECK-NEXT: RETQ
    %eax = MOV32rr %eax
     RETQ %eax
...