| /aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/GlobalISel/ |
| H A D | LegalizerHelper.h | 104 unsigned ExtOpcode);
121 unsigned ExtOpcode);
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/include/llvm/CodeGen/GlobalISel/ |
| H A D | LegalizerHelper.h | 134 unsigned ExtOpcode);
151 unsigned ExtOpcode);
|
| /aosp_15_r20/prebuilts/clang/host/linux-x86/clang-r530567b/include/llvm/CodeGen/GlobalISel/ |
| D | LegalizerHelper.h | 138 unsigned ExtOpcode);
155 unsigned ExtOpcode);
|
| /aosp_15_r20/prebuilts/clang/host/linux-x86/clang-r536225/include/llvm/CodeGen/GlobalISel/ |
| D | LegalizerHelper.h | 138 unsigned ExtOpcode);
155 unsigned ExtOpcode);
|
| /aosp_15_r20/prebuilts/clang/host/linux-x86/clang-r530567/include/llvm/CodeGen/GlobalISel/ |
| D | LegalizerHelper.h | 138 unsigned ExtOpcode);
155 unsigned ExtOpcode);
|
| /aosp_15_r20/prebuilts/clang/host/linux-x86/clang-r522817/include/llvm/CodeGen/GlobalISel/ |
| D | LegalizerHelper.h | 138 unsigned ExtOpcode);
155 unsigned ExtOpcode);
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/CodeGen/GlobalISel/ |
| H A D | LegalizerHelper.cpp | 1440 unsigned OpIdx, unsigned ExtOpcode) { in widenScalarSrc() argument
1442 auto ExtB = MIRBuilder.buildInstr(ExtOpcode, {WideTy}, {MO}); in widenScalarSrc()
1463 unsigned OpIdx, unsigned ExtOpcode) { in narrowScalarDst() argument
1467 MIRBuilder.buildInstr(ExtOpcode, {MO}, {DstTrunc}); in narrowScalarDst()
1847 unsigned ExtOpcode; in widenScalarAddSubOverflow() local
1854 ExtOpcode = TargetOpcode::G_SEXT; in widenScalarAddSubOverflow()
1858 ExtOpcode = TargetOpcode::G_SEXT; in widenScalarAddSubOverflow()
1862 ExtOpcode = TargetOpcode::G_ZEXT; in widenScalarAddSubOverflow()
1866 ExtOpcode = TargetOpcode::G_ZEXT; in widenScalarAddSubOverflow()
1870 ExtOpcode = TargetOpcode::G_SEXT; in widenScalarAddSubOverflow()
[all …]
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineSelect.cpp | 1882 auto ExtOpcode = ExtInst->getOpcode(); in foldSelectExtConst() local
1883 if (ExtOpcode != Instruction::ZExt && ExtOpcode != Instruction::SExt) in foldSelectExtConst()
1900 Constant *ExtC = ConstantExpr::getCast(ExtOpcode, TruncC, SelType); in foldSelectExtConst()
1909 return CastInst::Create(Instruction::CastOps(ExtOpcode), NewSel, SelType); in foldSelectExtConst()
1919 Constant *AllOnesOrOne = ConstantExpr::getCast(ExtOpcode, One, SelType); in foldSelectExtConst()
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineSelect.cpp | 2021 auto ExtOpcode = ExtInst->getOpcode(); in foldSelectExtConst() local
2022 if (ExtOpcode != Instruction::ZExt && ExtOpcode != Instruction::SExt) in foldSelectExtConst()
2039 Constant *ExtC = ConstantExpr::getCast(ExtOpcode, TruncC, SelType); in foldSelectExtConst()
2048 return CastInst::Create(Instruction::CastOps(ExtOpcode), NewSel, SelType); in foldSelectExtConst()
2058 Constant *AllOnesOrOne = ConstantExpr::getCast(ExtOpcode, One, SelType); in foldSelectExtConst()
|
| H A D | InstCombineShifts.cpp | 747 auto ExtOpcode = (I.getOpcode() == Instruction::AShr) ? Instruction::SExt in FoldShiftByConstant() local
749 return CastInst::Create(ExtOpcode, Cmp, Ty); in FoldShiftByConstant()
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/GlobalISel/ |
| H A D | LegalizerHelper.cpp | 1104 unsigned OpIdx, unsigned ExtOpcode) { in widenScalarSrc() argument
1106 auto ExtB = MIRBuilder.buildInstr(ExtOpcode, {WideTy}, {MO.getReg()}); in widenScalarSrc()
1128 unsigned OpIdx, unsigned ExtOpcode) { in narrowScalarDst() argument
1132 MIRBuilder.buildInstr(ExtOpcode, {MO.getReg()}, {DstTrunc}); in narrowScalarDst()
1771 unsigned ExtOpcode = CmpInst::isSigned(static_cast<CmpInst::Predicate>( in widenScalar() local
1775 widenScalarSrc(MI, WideTy, 2, ExtOpcode); in widenScalar()
1776 widenScalarSrc(MI, WideTy, 3, ExtOpcode); in widenScalar()
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPURegisterBankInfo.cpp | 1730 unpackV2S16ToS32(MachineIRBuilder &B, Register Src, unsigned ExtOpcode) { in unpackV2S16ToS32() argument
1734 if (ExtOpcode == TargetOpcode::G_SEXT) { in unpackV2S16ToS32()
1741 if (ExtOpcode == TargetOpcode::G_ZEXT) { in unpackV2S16ToS32()
1746 assert(ExtOpcode == TargetOpcode::G_ANYEXT); in unpackV2S16ToS32()
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 4344 unsigned ExtOpcode) { in addRequiredExtensionForVectorMULL() argument
4355 return DAG.getNode(ExtOpcode, SDLoc(N), NewVT, N); in addRequiredExtensionForVectorMULL()
5430 unsigned ExtOpcode = IsSigned ? ISD::SIGN_EXTEND : ISD::ZERO_EXTEND; in LowerMGATHER() local
5431 Index = DAG.getNode(ExtOpcode, DL, PromotedVT, Index); in LowerMGATHER()
5520 unsigned ExtOpcode = IsSigned ? ISD::SIGN_EXTEND : ISD::ZERO_EXTEND; in LowerMSCATTER() local
5521 Index = DAG.getNode(ExtOpcode, DL, PromotedVT, Index); in LowerMSCATTER()
15167 unsigned ExtOpcode = Op0.getOpcode(); in performVecReduceAddCombine() local
15170 if (ExtOpcode == ISD::MUL) { in performVecReduceAddCombine()
15176 ExtOpcode = A.getOpcode(); in performVecReduceAddCombine()
15178 if (ExtOpcode != ISD::ZERO_EXTEND && ExtOpcode != ISD::SIGN_EXTEND) in performVecReduceAddCombine()
[all …]
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | DAGCombiner.cpp | 11386 auto ExtOpcode = IsSigned ? ISD::SIGN_EXTEND : ISD::ZERO_EXTEND; in visitVSELECT() local
11387 SDValue WideLHS = DAG.getNode(ExtOpcode, DL, WideVT, LHS); in visitVSELECT()
11388 SDValue WideRHS = DAG.getNode(ExtOpcode, DL, WideVT, RHS); in visitVSELECT()
11709 static bool isCompatibleLoad(SDValue N, unsigned ExtOpcode) { in isCompatibleLoad() argument
11723 if ((LoadExt == ISD::SEXTLOAD && ExtOpcode != ISD::SIGN_EXTEND) || in isCompatibleLoad()
11724 (LoadExt == ISD::ZEXTLOAD && ExtOpcode != ISD::ZERO_EXTEND)) in isCompatibleLoad()
12355 unsigned ExtOpcode = IsSignedCmp ? ISD::SIGN_EXTEND : ISD::ZERO_EXTEND; in foldSextSetcc() local
12383 if (User->getOpcode() != ExtOpcode || User->getValueType(0) != VT) in foldSextSetcc()
12390 SDValue Ext0 = DAG.getNode(ExtOpcode, DL, VT, N00); in foldSextSetcc()
12391 SDValue Ext1 = DAG.getNode(ExtOpcode, DL, VT, N01); in foldSextSetcc()
|
| /aosp_15_r20/external/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 16235 unsigned ExtOpcode = Ld->getExtensionType() == ISD::ZEXTLOAD ? in LowerExtended1BitVectorLoad() local
16251 SDValue ExtVec = DAG.getNode(ExtOpcode, dl, ExtVT, Load); in LowerExtended1BitVectorLoad()
16264 return DAG.getNode(ExtOpcode, dl, Op.getValueType(), Load); in LowerExtended1BitVectorLoad()
16282 return DAG.getNode(ExtOpcode, dl, VT, BitVec); in LowerExtended1BitVectorLoad()
16287 SDValue ExtVec = DAG.getNode(ExtOpcode, dl, ExtVT, BitVec); in LowerExtended1BitVectorLoad()
16313 SDValue Lo = DAG.getNode(ExtOpcode, dl, MVT::v16i8, LoadLo); in LowerExtended1BitVectorLoad()
16314 SDValue Hi = DAG.getNode(ExtOpcode, dl, MVT::v16i8, LoadHi); in LowerExtended1BitVectorLoad()
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/SystemZ/ |
| H A D | SystemZISelLowering.cpp | 6780 unsigned ExtOpcode = in combineINT_TO_FP() local
6782 SDValue ExtOp = DAG.getNode(ExtOpcode, SDLoc(N), ExtVT, Op); in combineINT_TO_FP()
|
| /aosp_15_r20/external/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 2109 unsigned ExtOpcode) { in addRequiredExtensionForVectorMULL() argument
2120 return DAG.getNode(ExtOpcode, SDLoc(N), NewVT, N); in addRequiredExtensionForVectorMULL()
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | DAGCombiner.cpp | 8946 auto ExtOpcode = IsSigned ? ISD::SIGN_EXTEND : ISD::ZERO_EXTEND; in visitVSELECT() local
8947 SDValue WideLHS = DAG.getNode(ExtOpcode, DL, WideVT, LHS); in visitVSELECT()
8948 SDValue WideRHS = DAG.getNode(ExtOpcode, DL, WideVT, RHS); in visitVSELECT()
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 2757 unsigned ExtOpcode) { in addRequiredExtensionForVectorMULL() argument
2768 return DAG.getNode(ExtOpcode, SDLoc(N), NewVT, N); in addRequiredExtensionForVectorMULL()
|
| /aosp_15_r20/external/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 6530 unsigned ExtOpcode) { in AddRequiredExtensionForVMULL() argument
6541 return DAG.getNode(ExtOpcode, SDLoc(N), NewVT, N); in AddRequiredExtensionForVMULL()
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 3934 unsigned ExtOpcode = Op.getOpcode() == ISD::UINT_TO_FP in LowerOperation() local
3937 SDValue Ext = DAG.getNode(ExtOpcode, DL, IVecVT, Src); in LowerOperation()
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 8452 unsigned ExtOpcode) { in AddRequiredExtensionForVMULL() argument
8463 return DAG.getNode(ExtOpcode, SDLoc(N), NewVT, N); in AddRequiredExtensionForVMULL()
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 9425 unsigned ExtOpcode) { in AddRequiredExtensionForVMULL() argument
9436 return DAG.getNode(ExtOpcode, SDLoc(N), NewVT, N); in AddRequiredExtensionForVMULL()
|