/linux-6.14.4/drivers/usb/dwc3/ |
D | dwc3-exynos.c | 1 // SPDX-License-Identifier: GPL-2.0 3 * dwc3-exynos.c - Samsung Exynos DWC3 Specific Glue layer 36 struct regulator *vdd33; member 43 struct device *dev = &pdev->dev; in dwc3_exynos_probe() 44 struct device_node *node = dev->of_node; in dwc3_exynos_probe() 50 return -ENOMEM; in dwc3_exynos_probe() 53 exynos->dev = dev; in dwc3_exynos_probe() 54 exynos->num_clks = driver_data->num_clks; in dwc3_exynos_probe() 55 exynos->clk_names = (const char **)driver_data->clk_names; in dwc3_exynos_probe() 56 exynos->suspend_clk_idx = driver_data->suspend_clk_idx; in dwc3_exynos_probe() [all …]
|
/linux-6.14.4/Documentation/devicetree/bindings/usb/ |
D | samsung,exynos-dwc3.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/usb/samsung,exynos-dwc3.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Krzysztof Kozlowski <[email protected]> 15 - google,gs101-dwusb3 16 - samsung,exynos5250-dwusb3 17 - samsung,exynos5433-dwusb3 18 - samsung,exynos7-dwusb3 19 - samsung,exynos850-dwusb3 [all …]
|
/linux-6.14.4/Documentation/devicetree/bindings/display/bridge/ |
D | ps8640.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Nicolas Boichat <[email protected]> 13 The PS8640 is a low power MIPI-to-eDP video format converter supporting 28 powerdown-gpios: 32 reset-gpios: 36 vdd12-supply: 39 vdd33-supply: 42 aux-bus: [all …]
|
D | analogix,anx7625.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 4 --- 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 11 - Xin Ji <[email protected]> 14 The ANX7625 is an ultra-low power 4K Mobile HD Transmitter 28 enable-gpios: 32 reset-gpios: 36 vdd10-supply: 37 description: Regulator that provides the supply 1.0V power. 39 vdd18-supply: [all …]
|
/linux-6.14.4/Documentation/devicetree/bindings/phy/ |
D | samsung,usb3-drd-phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/phy/samsung,usb3-drd-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Krzysztof Kozlowski <[email protected]> 11 - Marek Szyprowski <[email protected]> 12 - Sylwester Nawrocki <[email protected]> 15 For samsung,exynos5250-usbdrd-phy and samsung,exynos5420-usbdrd-phy 18 0 - UTMI+ type phy, 19 1 - PIPE3 type phy. [all …]
|
/linux-6.14.4/arch/arm/boot/dts/samsung/ |
D | exynos5410-smdk5410.dts | 1 // SPDX-License-Identifier: GPL-2.0 9 /dts-v1/; 11 #include <dt-bindings/interrupt-controller/irq.h> 27 stdout-path = "serial2:115200n8"; 31 compatible = "fixed-clock"; 32 clock-frequency = <24000000>; 33 clock-output-names = "fin_pll"; 34 #clock-cells = <0>; 37 pmic_ap_clk: pmic-ap-clk { 39 compatible = "fixed-clock"; [all …]
|
D | exynos5420-smdk5420.dts | 1 // SPDX-License-Identifier: GPL-2.0 9 /dts-v1/; 11 #include "exynos5420-cpus.dtsi" 12 #include <dt-bindings/clock/samsung,s2mps11.h> 13 #include <dt-bindings/gpio/gpio.h> 31 stdout-path = "serial2:115200n8"; 34 fixed-rate-clocks { 36 compatible = "samsung,exynos5420-oscclk"; 37 clock-frequency = <24000000>; 41 vdd: regulator-0 { [all …]
|
D | exynos5422-samsung-k3g.dts | 1 // SPDX-License-Identifier: GPL-2.0 3 * Samsung Galaxy S5 (SM-G900H) device-tree source 8 /dts-v1/; 9 #include <dt-bindings/clock/samsung,s2mps11.h> 10 #include <dt-bindings/gpio/gpio.h> 11 #include <dt-bindings/interrupt-controller/irq.h> 13 #include "exynos5422-cpus.dtsi" 16 model = "Samsung Galaxy S5 (SM-G900H)"; 20 chassis-type = "handset"; 31 fixed-rate-clocks { [all …]
|
D | exynos5410-odroidxu.dts | 1 // SPDX-License-Identifier: GPL-2.0 10 /dts-v1/; 12 #include <dt-bindings/clock/maxim,max77802.h> 13 #include <dt-bindings/gpio/gpio.h> 14 #include <dt-bindings/interrupt-controller/irq.h> 15 #include <dt-bindings/sound/samsung-i2s.h> 16 #include "exynos54xx-odroidxu-leds.dtsi" 20 compatible = "hardkernel,odroid-xu", "samsung,exynos5410", "samsung,exynos5"; 34 stdout-path = "serial2:115200n8"; 38 pinctrl-0 = <&emmc_nrst_pin>; [all …]
|
D | exynos5420-galaxy-tab-common.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 5 * Copyright (c) 2012-2013 Samsung Electronics Co., Ltd. 10 /dts-v1/; 12 #include "exynos5420-cpus.dtsi" 13 #include <dt-bindings/input/input.h> 14 #include <dt-bindings/gpio/gpio.h> 15 #include <dt-bindings/clock/samsung,s2mps11.h> 18 chassis-type = "tablet"; 24 * The same hack is also needed to boot exynos4412-i9300 with 27 * https://lore.kernel.org/all/1355276466-18295-1-git-send-email-[email protected] [all …]
|
D | exynos5420-arndale-octa.dts | 1 // SPDX-License-Identifier: GPL-2.0 9 /dts-v1/; 11 #include "exynos5420-cpus.dtsi" 12 #include <dt-bindings/gpio/gpio.h> 13 #include <dt-bindings/interrupt-controller/irq.h> 14 #include <dt-bindings/input/input.h> 15 #include <dt-bindings/clock/samsung,s2mps11.h> 19 compatible = "insignal,arndale-octa", "samsung,exynos5420", "samsung,exynos5"; 32 stdout-path = "serial3:115200n8"; 36 compatible = "samsung,secure-firmware"; [all …]
|
D | exynos5422-odroid-core.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 * Hardkernel Odroid XU3/XU3-Lite/XU4/HC1 boards core device tree source 6 * Copyright (c) 2013-2017 Samsung Electronics Co., Ltd. 10 #include <dt-bindings/clock/samsung,s2mps11.h> 11 #include <dt-bindings/interrupt-controller/irq.h> 12 #include <dt-bindings/gpio/gpio.h> 14 #include "exynos5422-cpus.dtsi" 27 stdout-path = "serial2:115200n8"; 31 compatible = "samsung,secure-firmware"; 35 fixed-rate-clocks { [all …]
|
D | exynos5250-smdk5250.dts | 1 // SPDX-License-Identifier: GPL-2.0 9 /dts-v1/; 10 #include <dt-bindings/clock/maxim,max77686.h> 11 #include <dt-bindings/gpio/gpio.h> 12 #include <dt-bindings/interrupt-controller/irq.h> 31 stdout-path = "serial2:115200n8"; 34 vdd: fixed-regulator-vdd { 35 compatible = "regulator-fixed"; 36 regulator-name = "vdd-supply"; 37 regulator-min-microvolt = <1800000>; [all …]
|
/linux-6.14.4/arch/arm64/boot/dts/exynos/google/ |
D | gs101-oriole.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 5 * Copyright 2021-2023 Google LLC 6 * Copyright 2023 Linaro Ltd - <[email protected]> 9 /dts-v1/; 11 #include <dt-bindings/gpio/gpio.h> 12 #include <dt-bindings/input/input.h> 13 #include <dt-bindings/usb/pd.h> 14 #include "gs101-pinctrl.h" 19 compatible = "google,gs101-oriole", "google,gs101"; 28 stdout-path = &serial_0; [all …]
|
/linux-6.14.4/arch/arm64/boot/dts/qcom/ |
D | x1e001de-devkit.dts | 1 // SPDX-License-Identifier: BSD-3-Clause 6 /dts-v1/; 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/regulator/qcom,rpmh-regulator.h> 12 #include "x1e80100-pmics.dtsi" 16 compatible = "qcom,x1e001de-devkit", "qcom,x1e001de", "qcom,x1e80100"; 22 wcd938x: audio-codec { 23 compatible = "qcom,wcd9385-codec"; 25 pinctrl-names = "default"; 26 pinctrl-0 = <&wcd_default>; [all …]
|
D | x1e80100-dell-xps13-9345.dts | 1 // SPDX-License-Identifier: BSD-3-Clause 7 /dts-v1/; 9 #include <dt-bindings/gpio/gpio.h> 10 #include <dt-bindings/input/gpio-keys.h> 11 #include <dt-bindings/input/input.h> 12 #include <dt-bindings/leds/common.h> 13 #include <dt-bindings/regulator/qcom,rpmh-regulator.h> 16 #include "x1e80100-pmics.dtsi" 20 compatible = "dell,xps13-9345", "qcom,x1e80100"; 21 chassis-type = "laptop"; [all …]
|
D | sc7180-trogdor-parade-ps8640.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 8 #include <dt-bindings/gpio/gpio.h> 11 pp3300_brij_ps8640: pp3300-brij-ps8640-regulator { 12 compatible = "regulator-fixed"; 14 regulator-name = "pp3300_brij_ps8640"; 16 regulator-min-microvolt = <3300000>; 17 regulator-max-microvolt = <3300000>; 20 enable-active-high; 22 pinctrl-names = "default"; 23 pinctrl-0 = <&en_pp3300_edp_brij_ps8640>; [all …]
|
D | x1e80100-microsoft-romulus.dtsi | 1 // SPDX-License-Identifier: BSD-3-Clause 6 #include <dt-bindings/gpio/gpio.h> 7 #include <dt-bindings/input/gpio-keys.h> 8 #include <dt-bindings/input/input.h> 9 #include <dt-bindings/leds/common.h> 10 #include <dt-bindings/regulator/qcom,rpmh-regulator.h> 13 #include "x1e80100-pmics.dtsi" 25 wcd938x: audio-codec { 26 compatible = "qcom,wcd9385-codec"; 28 reset-gpios = <&tlmm 191 GPIO_ACTIVE_LOW>; [all …]
|
D | x1e80100-hp-omnibook-x14.dts | 1 // SPDX-License-Identifier: BSD-3-Clause 7 /dts-v1/; 9 #include <dt-bindings/gpio/gpio.h> 10 #include <dt-bindings/input/gpio-keys.h> 11 #include <dt-bindings/input/input.h> 12 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h> 13 #include <dt-bindings/regulator/qcom,rpmh-regulator.h> 16 #include "x1e80100-pmics.dtsi" 20 compatible = "hp,omnibook-x14", "qcom,x1e80100"; 21 chassis-type = "laptop"; [all …]
|
/linux-6.14.4/arch/arm/boot/dts/ti/omap/ |
D | omap3-igep.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 8 /dts-v1/; 19 stdout-path = &uart3; 23 compatible = "ti,omap-twl4030"; 28 vdd33: regulator-vdd33 { label 29 compatible = "regulator-fixed"; 30 regulator-name = "vdd33"; 31 regulator-always-on; 37 gpmc_pins: gpmc-pins { 38 pinctrl-single,pins = < [all …]
|
/linux-6.14.4/arch/arm64/boot/dts/mediatek/ |
D | mt8186-corsola-krabby.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 6 /dts-v1/; 7 #include "mt8186-corsola.dtsi" 8 #include <dt-bindings/gpio/gpio.h> 17 remote-endpoint = <&ps8640_in>; 21 clock-frequency = <400000>; 23 edp-bridge@8 { 26 pinctrl-names = "default"; 27 pinctrl-0 = <&ps8640_pins>; 28 powerdown-gpios = <&pio 96 GPIO_ACTIVE_LOW>; [all …]
|
D | mt8186-corsola-steelix.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 6 /dts-v1/; 7 #include "mt8186-corsola.dtsi" 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/input/input.h> 12 pp1000_edpbrdg: regulator-pp1000-edpbrdg { 13 compatible = "regulator-fixed"; 14 regulator-name = "pp1000_edpbrdg"; 15 pinctrl-names = "default"; 16 pinctrl-0 = <&en_pp1000_edpbrdg>; [all …]
|
D | mt8183-kukui-jacuzzi.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 6 #include "mt8183-kukui.dtsi" 7 /* Must come after mt8183-kukui.dtsi to modify cros_ec */ 8 #include <arm/cros-ec-keyboard.dtsi> 11 pp1000_mipibrdg: pp1000-mipibrdg { 12 compatible = "regulator-fixed"; 13 regulator-name = "pp1000_mipibrdg"; 14 regulator-min-microvolt = <1000000>; 15 regulator-max-microvolt = <1000000>; 16 pinctrl-names = "default"; [all …]
|
D | mt8186-corsola-chinchou.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 6 /dts-v1/; 7 #include "mt8186-corsola.dtsi" 10 /delete-node/ speaker-codec; 12 pp1000_edpbrdg: regulator-pp1000-edpbrdg { 13 compatible = "regulator-fixed"; 14 regulator-name = "pp1000_edpbrdg"; 15 pinctrl-names = "default"; 16 pinctrl-0 = <&en_pp1000_edpbrdg>; 17 enable-active-high; [all …]
|
/linux-6.14.4/arch/arm64/boot/dts/exynos/ |
D | exynos850-e850-96.dts | 1 // SPDX-License-Identifier: GPL-2.0 3 * WinLink E850-96 board device tree source 8 * Device tree source file for WinLink's E850-96 board which is based on 12 /dts-v1/; 15 #include <dt-bindings/gpio/gpio.h> 16 #include <dt-bindings/input/input.h> 17 #include <dt-bindings/leds/common.h> 20 model = "WinLink E850-96 board"; 21 compatible = "winlink,e850-96", "samsung,exynos850"; 29 stdout-path = &serial_0; [all …]
|