/linux-6.14.4/Documentation/devicetree/bindings/phy/ |
D | amlogic,meson8-hdmi-tx-phy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/phy/amlogic,meson8-hdmi-tx-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Amlogic Meson8, Meson8b and Meson8m2 HDMI TX PHY 10 - Martin Blumenstingl <[email protected]> 13 The HDMI TX PHY node should be the child of a syscon node with the 16 compatible = "amlogic,meson-hhi-sysctrl", "simple-mfd", "syscon" 19 Documentation/devicetree/bindings/mfd/syscon.yaml 23 pattern: "^hdmi-phy@[0-9a-f]+$" [all …]
|
/linux-6.14.4/arch/arm/boot/dts/mediatek/ |
D | mt7623n.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 * Copyright © 2017-2020 MediaTek Inc. 10 #include <dt-bindings/memory/mt2701-larb-port.h> 18 g3dsys: syscon@13000000 { 19 compatible = "mediatek,mt7623-g3dsys", 20 "mediatek,mt2701-g3dsys", 21 "syscon"; 23 #clock-cells = <1>; 24 #reset-cells = <1>; 28 compatible = "mediatek,mt7623-mali", "arm,mali-450"; [all …]
|
/linux-6.14.4/Documentation/devicetree/bindings/display/mediatek/ |
D | mediatek,hdmi.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/display/mediatek/mediatek,hdmi.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Mediatek HDMI Encoder 10 - CK Hu <[email protected]> 11 - Jitao shi <[email protected]> 14 The Mediatek HDMI encoder can generate HDMI 1.4a or MHL 2.0 signals from 20 - mediatek,mt2701-hdmi 21 - mediatek,mt7623-hdmi [all …]
|
/linux-6.14.4/Documentation/devicetree/bindings/display/samsung/ |
D | samsung,exynos-hdmi.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only 3 --- 4 $id: http://devicetree.org/schemas/display/samsung/samsung,exynos-hdmi.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Samsung Exynos SoC HDMI 10 - Inki Dae <[email protected]> 11 - Seung-Woo Kim <[email protected]> 12 - Kyungmin Park <[email protected]> 13 - Krzysztof Kozlowski <[email protected]> 18 - samsung,exynos4210-hdmi [all …]
|
/linux-6.14.4/Documentation/devicetree/bindings/media/cec/ |
D | samsung,s5p-cec.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/media/cec/samsung,s5p-cec.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Samsung S5PV210 and Exynos HDMI CEC 10 - Krzysztof Kozlowski <[email protected]> 11 - Marek Szyprowski <[email protected]> 14 - $ref: cec-common.yaml# 18 const: samsung,s5p-cec 23 clock-names: [all …]
|
/linux-6.14.4/Documentation/devicetree/bindings/soc/imx/ |
D | fsl,imx8mp-hdmi-blk-ctrl.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/soc/imx/fsl,imx8mp-hdmi-blk-ctrl.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: NXP i.MX8MP HDMI blk-ctrl 10 - Lucas Stach <[email protected]> 13 The i.MX8MP HDMMI blk-ctrl is a top-level peripheral providing access to 15 peripherals located in the HDMI domain of the SoC. 20 - const: fsl,imx8mp-hdmi-blk-ctrl 21 - const: syscon [all …]
|
/linux-6.14.4/Documentation/devicetree/bindings/display/ti/ |
D | ti,dra7-dss.txt | 4 See Documentation/devicetree/bindings/display/ti/ti,omap-dss.txt for generic 8 -------- 11 - compatible: "ti,dra7-dss" 12 - reg: address and length of the register spaces for 'dss' 13 - ti,hwmods: "dss_core" 14 - clocks: handle to fclk 15 - clock-names: "fck" 16 - syscon: phandle to control module core syscon node 23 - reg: address and length of the register spaces for 'pll1_clkctrl', 25 - clocks: handle to video1 pll clock and video2 pll clock [all …]
|
/linux-6.14.4/drivers/gpu/drm/imx/ipuv3/ |
D | dw_hdmi-imx.c | 1 // SPDX-License-Identifier: GPL-2.0 2 /* Copyright (C) 2011-2013 Freescale Semiconductor, Inc. 4 * derived from imx-hdmi.c(renamed to bridge/dw_hdmi.c now) 8 #include <linux/mfd/syscon.h> 9 #include <linux/mfd/syscon/imx6q-iomuxc-gpr.h> 14 #include <video/imx-ipu-v3.h> 25 #include "imx-drm.h" 31 struct imx_hdmi *hdmi; member 37 struct dw_hdmi *hdmi; member 43 return container_of(e, struct imx_hdmi_encoder, encoder)->hdmi; in enc_to_imx_hdmi() [all …]
|
/linux-6.14.4/Documentation/devicetree/bindings/sound/ |
D | socionext,uniphier-aio.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/sound/socionext,uniphier-aio.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - <alsa-devel@alsa-project.org> 13 - $ref: dai-common.yaml# 18 - socionext,uniphier-ld11-aio 19 - socionext,uniphier-ld20-aio 20 - socionext,uniphier-pxs2-aio 28 clock-names: [all …]
|
/linux-6.14.4/arch/arm/boot/dts/rockchip/ |
D | rk322x.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 #include <dt-bindings/gpio/gpio.h> 4 #include <dt-bindings/interrupt-controller/irq.h> 5 #include <dt-bindings/interrupt-controller/arm-gic.h> 6 #include <dt-bindings/pinctrl/rockchip.h> 7 #include <dt-bindings/clock/rk3228-cru.h> 8 #include <dt-bindings/thermal/thermal.h> 9 #include <dt-bindings/power/rk3228-power.h> 12 #address-cells = <1>; 13 #size-cells = <1>; [all …]
|
D | rk3288.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 #include <dt-bindings/gpio/gpio.h> 4 #include <dt-bindings/interrupt-controller/irq.h> 5 #include <dt-bindings/interrupt-controller/arm-gic.h> 6 #include <dt-bindings/pinctrl/rockchip.h> 7 #include <dt-bindings/clock/rk3288-cru.h> 8 #include <dt-bindings/power/rk3288-power.h> 9 #include <dt-bindings/thermal/thermal.h> 10 #include <dt-bindings/soc/rockchip,boot-mode.h> 13 #address-cells = <2>; [all …]
|
D | rk3036.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 #include <dt-bindings/gpio/gpio.h> 4 #include <dt-bindings/interrupt-controller/irq.h> 5 #include <dt-bindings/interrupt-controller/arm-gic.h> 6 #include <dt-bindings/pinctrl/rockchip.h> 7 #include <dt-bindings/clock/rk3036-cru.h> 8 #include <dt-bindings/soc/rockchip,boot-mode.h> 9 #include <dt-bindings/power/rk3036-power.h> 12 #address-cells = <1>; 13 #size-cells = <1>; [all …]
|
D | rk3128.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 6 #include <dt-bindings/clock/rk3128-cru.h> 7 #include <dt-bindings/gpio/gpio.h> 8 #include <dt-bindings/interrupt-controller/arm-gic.h> 9 #include <dt-bindings/interrupt-controller/irq.h> 10 #include <dt-bindings/pinctrl/rockchip.h> 11 #include <dt-bindings/power/rk3128-power.h> 15 interrupt-parent = <&gic>; 16 #address-cells = <1>; 17 #size-cells = <1>; [all …]
|
/linux-6.14.4/drivers/gpu/drm/mediatek/ |
D | mtk_hdmi.c | 1 // SPDX-License-Identifier: GPL-2.0-only 7 #include <linux/arm-smccc.h> 10 #include <linux/hdmi.h> 14 #include <linux/mfd/syscon.h> 24 #include <sound/hdmi-codec.h> 191 static u32 mtk_hdmi_read(struct mtk_hdmi *hdmi, u32 offset) in mtk_hdmi_read() argument 193 return readl(hdmi->regs + offset); in mtk_hdmi_read() 196 static void mtk_hdmi_write(struct mtk_hdmi *hdmi, u32 offset, u32 val) in mtk_hdmi_write() argument 198 writel(val, hdmi->regs + offset); in mtk_hdmi_write() 201 static void mtk_hdmi_clear_bits(struct mtk_hdmi *hdmi, u32 offset, u32 bits) in mtk_hdmi_clear_bits() argument [all …]
|
/linux-6.14.4/arch/arm64/boot/dts/mediatek/ |
D | mt8173.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 7 #include <dt-bindings/clock/mt8173-clk.h> 8 #include <dt-bindings/interrupt-controller/irq.h> 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 10 #include <dt-bindings/memory/mt8173-larb-port.h> 11 #include <dt-bindings/phy/phy.h> 12 #include <dt-bindings/power/mt8173-power.h> 13 #include <dt-bindings/reset/mt8173-resets.h> 14 #include <dt-bindings/gce/mt8173-gce.h> 15 #include <dt-bindings/thermal/thermal.h> [all …]
|
/linux-6.14.4/drivers/phy/amlogic/ |
D | phy-meson8-hdmi-tx.c | 1 // SPDX-License-Identifier: GPL-2.0+ 3 * Meson8, Meson8b and Meson8m2 HDMI TX PHY. 11 #include <linux/mfd/syscon.h> 44 return clk_prepare_enable(priv->tmds_clk); in phy_meson8_hdmi_tx_init() 51 clk_disable_unprepare(priv->tmds_clk); in phy_meson8_hdmi_tx_exit() 62 if (clk_get_rate(priv->tmds_clk) >= 2970UL * 1000 * 1000) in phy_meson8_hdmi_tx_power_on() 67 regmap_write(priv->hhi, HHI_HDMI_PHY_CNTL0, in phy_meson8_hdmi_tx_power_on() 71 regmap_write(priv->hhi, HHI_HDMI_PHY_CNTL1, 0x0); in phy_meson8_hdmi_tx_power_on() 75 regmap_write(priv->hhi, HHI_HDMI_PHY_CNTL1, in phy_meson8_hdmi_tx_power_on() 80 regmap_write(priv->hhi, HHI_HDMI_PHY_CNTL1, in phy_meson8_hdmi_tx_power_on() [all …]
|
/linux-6.14.4/arch/arm/boot/dts/samsung/ |
D | exynos5420.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 14 #include <dt-bindings/clock/exynos5420.h> 15 #include <dt-bindings/clock/exynos-audss-clk.h> 16 #include <dt-bindings/interrupt-controller/arm-gic.h> 37 bus_disp1: bus-disp1 { 38 compatible = "samsung,exynos-bus"; 40 clock-names = "bus"; 44 bus_disp1_fimd: bus-disp1-fimd { 45 compatible = "samsung,exynos-bus"; 47 clock-names = "bus"; [all …]
|
D | exynos5250.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 17 #include <dt-bindings/clock/exynos5250.h> 19 #include "exynos4-cpu-thermal.dtsi" 20 #include <dt-bindings/clock/exynos-audss-clk.h> 46 #address-cells = <1>; 47 #size-cells = <0>; 49 cpu-map { 62 compatible = "arm,cortex-a15"; 65 clock-names = "cpu"; 66 operating-points-v2 = <&cpu0_opp_table>; [all …]
|
D | exynos4.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 5 * Copyright (c) 2010-2011 Samsung Electronics Co., Ltd. 7 * Copyright (c) 2010-2011 Linaro Ltd. 19 #include <dt-bindings/clock/exynos4.h> 20 #include <dt-bindings/clock/exynos-audss-clk.h> 21 #include <dt-bindings/interrupt-controller/arm-gic.h> 22 #include <dt-bindings/interrupt-controller/irq.h> 25 interrupt-parent = <&gic>; 26 #address-cells = <1>; 27 #size-cells = <1>; [all …]
|
/linux-6.14.4/arch/arm64/boot/dts/rockchip/ |
D | rk356x-base.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include <dt-bindings/clock/rk3568-cru.h> 7 #include <dt-bindings/interrupt-controller/arm-gic.h> 8 #include <dt-bindings/interrupt-controller/irq.h> 9 #include <dt-bindings/phy/phy.h> 10 #include <dt-bindings/pinctrl/rockchip.h> 11 #include <dt-bindings/power/rk3568-power.h> 12 #include <dt-bindings/soc/rockchip,boot-mode.h> 13 #include <dt-bindings/thermal/thermal.h> 16 interrupt-parent = <&gic>; [all …]
|
D | rk3399-base.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include <dt-bindings/clock/rk3399-cru.h> 7 #include <dt-bindings/gpio/gpio.h> 8 #include <dt-bindings/interrupt-controller/arm-gic.h> 9 #include <dt-bindings/interrupt-controller/irq.h> 10 #include <dt-bindings/pinctrl/rockchip.h> 11 #include <dt-bindings/power/rk3399-power.h> 12 #include <dt-bindings/thermal/thermal.h> 17 interrupt-parent = <&gic>; 18 #address-cells = <2>; [all …]
|
/linux-6.14.4/drivers/gpu/drm/rockchip/ |
D | dw_hdmi_qp-rockchip.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * Copyright (c) 2021-2022 Rockchip Electronics Co., Ltd. 6 * Author: Algea Cao <algea.cao@rock-chips.com> 12 #include <linux/mfd/syscon.h> 57 struct dw_hdmi_qp *hdmi; member 73 struct rockchip_hdmi_qp *hdmi = to_rockchip_hdmi_qp(encoder); in dw_hdmi_qp_rockchip_encoder_enable() local 74 struct drm_crtc *crtc = encoder->crtc; in dw_hdmi_qp_rockchip_encoder_enable() 78 gpiod_set_value(hdmi->enable_gpio, 1); in dw_hdmi_qp_rockchip_encoder_enable() 80 if (crtc && crtc->state) { in dw_hdmi_qp_rockchip_encoder_enable() 81 rate = drm_hdmi_compute_mode_clock(&crtc->state->adjusted_mode, in dw_hdmi_qp_rockchip_encoder_enable() [all …]
|
/linux-6.14.4/arch/arm64/boot/dts/amlogic/ |
D | meson-gx.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 12 #include <dt-bindings/gpio/gpio.h> 13 #include <dt-bindings/interrupt-controller/irq.h> 14 #include <dt-bindings/interrupt-controller/arm-gic.h> 15 #include <dt-bindings/power/meson-gxbb-power.h> 16 #include <dt-bindings/thermal/thermal.h> 19 interrupt-parent = <&gic>; 20 #address-cells = <2>; 21 #size-cells = <2>; 29 reserved-memory { [all …]
|
/linux-6.14.4/Documentation/devicetree/bindings/clock/ |
D | rockchip,rk3328-cru.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/clock/rockchip,rk3328-cru.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Elaine Zhang <zhangqing@rock-chips.com> 11 - Heiko Stuebner <[email protected]> 19 preprocessor macros in the dt-bindings/clock/rk3328-cru.h headers and can be 24 clock-output-names: 25 - "xin24m" - crystal input - required, 26 - "clkin_i2s" - external I2S clock - optional, [all …]
|
/linux-6.14.4/drivers/media/cec/platform/s5p/ |
D | s5p_cec.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 2 /* drivers/media/platform/s5p-cec/s5p_cec.h 4 * Samsung S5P HDMI CEC driver 15 #include <linux/mfd/syscon.h> 25 #include "regs-cec.h" 28 #define CEC_NAME "s5p-cec"
|