Searched full:sv48 (Results 1 – 11 of 11) sorted by relevance
| /linux-6.14.4/Documentation/devicetree/bindings/riscv/ |
| D | cpus.yaml | 88 - riscv,sv48
218 mmu-type = "riscv,sv48";
|
| /linux-6.14.4/arch/riscv/mm/ |
| D | kasan_init.c | 15 * Kasan shadow region must lie at a fixed address across sv39, sv48 and sv57
21 * For sv48 and sv57, the region start is aligned on PGDIR_SIZE whereas the end
|
| D | init.c | 818 * meaning sv48 is supported.
|
| /linux-6.14.4/Documentation/devicetree/bindings/cpu/ |
| D | idle-states.yaml | 785 mmu-type = "riscv,sv48";
801 mmu-type = "riscv,sv48";
817 mmu-type = "riscv,sv48";
833 mmu-type = "riscv,sv48";
|
| /linux-6.14.4/Documentation/translations/zh_CN/arch/riscv/ |
| D | vm-layout.rst | 71 RISC-V Linux Kernel SV48
|
| /linux-6.14.4/arch/riscv/include/asm/ |
| D | page.h | 35 * define the PAGE_OFFSET value for SV48 and SV39.
|
| D | pgtable.h | 919 * - 0x800000000000 ( 128TB) for RV64 using SV48 mmu
|
| /linux-6.14.4/Documentation/arch/riscv/ |
| D | vm-layout.rst | 67 RISC-V Linux Kernel SV48
|
| /linux-6.14.4/drivers/iommu/riscv/ |
| D | iommu-bits.h | 358 * @RISCV_IOMMU_DC_IOHGATP_MODE_SV48X4: Sv48x4 (2-bit extension of Sv48), when fctl.GXL == 0
381 * @RISCV_IOMMU_DC_FSC_IOSATP_MODE_SV48: Sv48, when dc.tc.SXL == 0
|
| /linux-6.14.4/arch/riscv/kernel/ |
| D | cpu.c | 300 sv_type = "sv48"; in print_mmu()
|
| /linux-6.14.4/tools/testing/selftests/kvm/lib/riscv/ |
| D | processor.c | 202 * The RISC-V Sv48 MMU mode supports 56-bit physical address in riscv_vcpu_mmu_setup()
|