Searched +full:mt8173 +full:- +full:mmsys (Results 1 – 25 of 31) sorted by relevance
12
/linux-6.14.4/Documentation/devicetree/bindings/media/ |
D | mediatek-mdp.txt | 6 - compatible: "mediatek,mt8173-mdp" 7 - mediatek,vpu: the node of video processor unit, see 8 Documentation/devicetree/bindings/media/mediatek-vpu.txt for details. 11 - compatible: Should be one of 12 "mediatek,mt8173-mdp-rdma" - read DMA 13 "mediatek,mt8173-mdp-rsz" - resizer 14 "mediatek,mt8173-mdp-wdma" - write DMA 15 "mediatek,mt8173-mdp-wrot" - write DMA with rotation 16 - reg: Physical base address and length of the function block register space 17 - clocks: device clocks, see [all …]
|
/linux-6.14.4/arch/arm64/boot/dts/mediatek/ |
D | mt8173.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 7 #include <dt-bindings/clock/mt8173-clk.h> 8 #include <dt-bindings/interrupt-controller/irq.h> 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 10 #include <dt-bindings/memory/mt8173-larb-port.h> 11 #include <dt-bindings/phy/phy.h> 12 #include <dt-bindings/power/mt8173-power.h> 13 #include <dt-bindings/reset/mt8173-resets.h> 14 #include <dt-bindings/gce/mt8173-gce.h> 15 #include <dt-bindings/thermal/thermal.h> [all …]
|
D | mt6795.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 9 #include <dt-bindings/interrupt-controller/irq.h> 10 #include <dt-bindings/interrupt-controller/arm-gic.h> 11 #include <dt-bindings/clock/mediatek,mt6795-clk.h> 12 #include <dt-bindings/gce/mediatek,mt6795-gce.h> 13 #include <dt-bindings/memory/mt6795-larb-port.h> 14 #include <dt-bindings/pinctrl/mt6795-pinfunc.h> 15 #include <dt-bindings/power/mt6795-power.h> 16 #include <dt-bindings/reset/mediatek,mt6795-resets.h> 20 interrupt-parent = <&sysirq>; [all …]
|
D | mt8183.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 8 #include <dt-bindings/clock/mt8183-clk.h> 9 #include <dt-bindings/gce/mt8183-gce.h> 10 #include <dt-bindings/interrupt-controller/arm-gic.h> 11 #include <dt-bindings/interrupt-controller/irq.h> 12 #include <dt-bindings/memory/mt8183-larb-port.h> 13 #include <dt-bindings/power/mt8183-power.h> 14 #include <dt-bindings/reset/mt8183-resets.h> 15 #include <dt-bindings/phy/phy.h> 16 #include <dt-bindings/thermal/thermal.h> [all …]
|
/linux-6.14.4/Documentation/devicetree/bindings/arm/mediatek/ |
D | mediatek,mmsys.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/arm/mediatek/mediatek,mmsys.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: MediaTek mmsys controller 10 - Matthias Brugger <[email protected]> 13 The MediaTek mmsys system controller provides clock control, routing control, 14 and miscellaneous control in mmsys partition. 18 pattern: "^syscon@[0-9a-f]+$" 22 - items: [all …]
|
/linux-6.14.4/drivers/clk/mediatek/ |
D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 30 bool "Clock driver for MediaTek MT2701 mmsys" 33 This driver supports MediaTek MT2701 mmsys clocks. 110 tristate "Clock driver for MediaTek MT2712 mmsys" 113 This driver supports MediaTek MT2712 mmsys clocks. 191 tristate "Clock driver for MediaTek MT6765 mmsys" 194 This driver supports MediaTek MT6765 mmsys clocks. 259 tristate "Clock driver for MediaTek MT6779 mmsys" 262 This driver supports MediaTek MT6779 mmsys clocks. 324 tristate "Clock driver for MediaTek MT6795 mmsys" [all …]
|
/linux-6.14.4/Documentation/devicetree/bindings/display/mediatek/ |
D | mediatek,hdmi.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - CK Hu <[email protected]> 11 - Jitao shi <[email protected]> 20 - mediatek,mt2701-hdmi 21 - mediatek,mt7623-hdmi 22 - mediatek,mt8167-hdmi 23 - mediatek,mt8173-hdmi 33 - description: Pixel Clock [all …]
|
D | mediatek,ovl.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Chun-Kuang Hu <[email protected]> 11 - Philipp Zabel <[email protected]> 18 Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.yaml 24 - enum: 25 - mediatek,mt2701-disp-ovl 26 - mediatek,mt8173-disp-ovl 27 - mediatek,mt8183-disp-ovl [all …]
|
D | mediatek,rdma.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Chun-Kuang Hu <[email protected]> 11 - Philipp Zabel <[email protected]> 15 data into DMA. It provides real time data to the back-end panel 20 Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.yaml 26 - enum: 27 - mediatek,mt2701-disp-rdma 28 - mediatek,mt8173-disp-rdma [all …]
|
D | mediatek,wdma.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Chun-Kuang Hu <[email protected]> 11 - Philipp Zabel <[email protected]> 18 Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.yaml 24 - enum: 25 - mediatek,mt8173-disp-wdma 26 - items: 27 - const: mediatek,mt6795-disp-wdma [all …]
|
D | mediatek,split.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Chun-Kuang Hu <[email protected]> 11 - Philipp Zabel <[email protected]> 18 Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.yaml 24 - enum: 25 - mediatek,mt8173-disp-split 26 - mediatek,mt8195-mdp3-split 27 - items: [all …]
|
D | mediatek,ufoe.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Chun-Kuang Hu <[email protected]> 11 - Philipp Zabel <[email protected]> 19 Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.yaml 25 - enum: 26 - mediatek,mt8173-disp-ufoe 27 - items: 28 - const: mediatek,mt6795-disp-ufoe [all …]
|
D | mediatek,od.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Chun-Kuang Hu <[email protected]> 11 - Philipp Zabel <[email protected]> 18 Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.yaml 24 - enum: 25 - mediatek,mt2712-disp-od 26 - mediatek,mt8173-disp-od 27 - items: [all …]
|
D | mediatek,color.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Chun-Kuang Hu <[email protected]> 11 - Philipp Zabel <[email protected]> 19 Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.yaml 25 - enum: 26 - mediatek,mt2701-disp-color 27 - mediatek,mt8167-disp-color 28 - mediatek,mt8173-disp-color [all …]
|
D | mediatek,gamma.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Chun-Kuang Hu <[email protected]> 11 - Philipp Zabel <[email protected]> 18 Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.yaml 24 - enum: 25 - mediatek,mt8173-disp-gamma 26 - mediatek,mt8183-disp-gamma 27 - mediatek,mt8195-disp-gamma [all …]
|
D | mediatek,aal.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Chun-Kuang Hu <[email protected]> 11 - Philipp Zabel <[email protected]> 18 Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.yaml 24 - enum: 25 - mediatek,mt8173-disp-aal 26 - mediatek,mt8183-disp-aal 27 - mediatek,mt8195-mdp3-aal [all …]
|
D | mediatek,merge.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Chun-Kuang Hu <[email protected]> 11 - Philipp Zabel <[email protected]> 14 Mediatek display merge, namely MERGE, is used to merge two slice-per-line 15 inputs into one side-by-side output. 18 Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.yaml 24 - enum: 25 - mediatek,mt8173-disp-merge [all …]
|
D | mediatek,dpi.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - CK Hu <[email protected]> 11 - Jitao shi <[email protected]> 15 subsystem and provides 8-bit RGB/YUV444 or 8/10/10-bit YUV422 pixel data on a 21 - enum: 22 - mediatek,mt2701-dpi 23 - mediatek,mt7623-dpi 24 - mediatek,mt8173-dpi [all …]
|
D | mediatek,dsi.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Chun-Kuang Hu <[email protected]> 11 - Philipp Zabel <[email protected]> 12 - Jitao Shi <[email protected]> 16 drive up to 4-lane MIPI DSI output. Two DSIs can be synchronized for dual- 20 - $ref: /schemas/display/dsi-controller.yaml# 25 - enum: 26 - mediatek,mt2701-dsi [all …]
|
/linux-6.14.4/Documentation/devicetree/bindings/pwm/ |
D | mediatek,pwm-disp.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/pwm/mediatek,pwm-disp.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Jitao Shi <[email protected]> 13 - $ref: pwm.yaml# 18 - enum: 19 - mediatek,mt2701-disp-pwm 20 - mediatek,mt6595-disp-pwm 21 - mediatek,mt8173-disp-pwm [all …]
|
/linux-6.14.4/drivers/gpu/drm/mediatek/ |
D | mtk_drm_drv.c | 1 // SPDX-License-Identifier: GPL-2.0-only 13 #include <linux/dma-mapping.h> 50 if (info->num_planes != 1) in mtk_drm_mode_fb_create() 51 return ERR_PTR(-EINVAL); in mtk_drm_mode_fb_create() 326 .min_width = 2, /* 2-pixel align when ethdr is bypassed */ 331 { .compatible = "mediatek,mt2701-mmsys", 333 { .compatible = "mediatek,mt7623-mmsys", 335 { .compatible = "mediatek,mt2712-mmsys", 337 { .compatible = "mediatek,mt8167-mmsys", 339 { .compatible = "mediatek,mt8173-mmsys", [all …]
|
/linux-6.14.4/drivers/soc/mediatek/ |
D | mtk-mmsys.c | 1 // SPDX-License-Identifier: GPL-2.0-only 13 #include <linux/reset-controller.h> 14 #include <linux/soc/mediatek/mtk-mmsys.h> 16 #include "mtk-mmsys.h" 17 #include "mt8167-mmsys.h" 18 #include "mt8173-mmsys.h" 19 #include "mt8183-mmsys.h" 20 #include "mt8186-mmsys.h" 21 #include "mt8188-mmsys.h" 22 #include "mt8192-mmsys.h" [all …]
|
/linux-6.14.4/Documentation/devicetree/bindings/soc/mediatek/ |
D | mediatek,mutex.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Chun-Kuang Hu <[email protected]> 11 - Philipp Zabel <[email protected]> 15 Start Of Frame (SOF) / End Of Frame (EOF) to each sub-modules on the display 21 Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.yaml 27 - mediatek,mt2701-disp-mutex 28 - mediatek,mt2712-disp-mutex 29 - mediatek,mt6795-disp-mutex [all …]
|
/linux-6.14.4/arch/arm/boot/dts/mediatek/ |
D | mt7623n.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 * Copyright © 2017-2020 MediaTek Inc. 10 #include <dt-bindings/memory/mt2701-larb-port.h> 19 compatible = "mediatek,mt7623-g3dsys", 20 "mediatek,mt2701-g3dsys", 23 #clock-cells = <1>; 24 #reset-cells = <1>; 28 compatible = "mediatek,mt7623-mali", "arm,mali-450"; 41 interrupt-names = "gp", "gpmmu", "pp0", "ppmmu0", "pp1", 46 clock-names = "bus", "core"; [all …]
|
/linux-6.14.4/Documentation/devicetree/bindings/memory-controllers/ |
D | mediatek,smi-common.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 4 --- 5 $id: http://devicetree.org/schemas/memory-controllers/mediatek,smi-common.yaml# 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 11 - Yong Wu <[email protected]> 19 generation 2: mt2712, mt6779, mt8167, mt8173, mt8183, mt8186, mt8188, mt8192 and mt8195. 31 - enum: 32 - mediatek,mt2701-smi-common 33 - mediatek,mt2712-smi-common 34 - mediatek,mt6779-smi-common [all …]
|
12