Home
last modified time | relevance | path

Searched +full:exynos +full:- +full:usi (Results 1 – 12 of 12) sorted by relevance

/linux-6.14.4/drivers/soc/samsung/
DKconfig1 # SPDX-License-Identifier: GPL-2.0
12 bool "Exynos ASV ARMv7-specific driver extensions" if COMPILE_TEST
16 tristate "Exynos ChipID controller and ASV driver"
23 Support for Samsung Exynos SoC ChipID and Adaptive Supply Voltage.
27 tristate "Exynos USI (Universal Serial Interface) driver"
32 Enable support for USI block. USI (Universal Serial Interface) is an
33 IP-core found in modern Samsung Exynos SoCs, like Exynos850 and
34 ExynosAutoV9. USI block can be configured to provide one of the
37 This driver allows one to configure USI for desired protocol, which
38 is usually done in USI node in Device Tree.
[all …]
Dexynos-usi.c1 // SPDX-License-Identifier: GPL-2.0
6 * Samsung Exynos USI driver (Universal Serial Interface).
17 #include <dt-bindings/soc/samsung,exynos-usi.h>
27 /* USIv2: USI register offsets */
31 /* USIv2: USI register bits */
41 enum exynos_usi_ver ver; /* USI IP-core version */
51 void __iomem *regs; /* USI register map */
52 struct clk_bulk_data *clks; /* USI clocks */
54 size_t mode; /* current USI SW_CONF mode index */
88 .compatible = "samsung,exynos850-usi",
[all …]
DMakefile1 # SPDX-License-Identifier: GPL-2.0
3 obj-$(CONFIG_EXYNOS_ASV_ARM) += exynos5422-asv.o
4 obj-$(CONFIG_EXYNOS_CHIPID) += exynos_chipid.o
5 exynos_chipid-y += exynos-chipid.o exynos-asv.o
7 obj-$(CONFIG_EXYNOS_USI) += exynos-usi.o
9 obj-$(CONFIG_EXYNOS_PMU) += exynos-pmu.o
11 obj-$(CONFIG_EXYNOS_PMU_ARM_DRIVERS) += exynos3250-pmu.o exynos4-pmu.o \
12 exynos5250-pmu.o exynos5420-pmu.o
13 obj-$(CONFIG_EXYNOS_REGULATOR_COUPLER) += exynos-regulator-coupler.o
15 obj-$(CONFIG_SAMSUNG_PM_CHECK) += s3c-pm-check.o
/linux-6.14.4/Documentation/devicetree/bindings/soc/samsung/
Dexynos-usi.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/soc/samsung/exynos-usi.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Samsung's Exynos USI (Universal Serial Interface)
10 - Sam Protsenko <[email protected]>
11 - Krzysztof Kozlowski <[email protected]>
14 USI IP-core provides selectable serial protocol (UART, SPI or High-Speed I2C).
15 USI shares almost all internal circuits within each protocol, so only one
16 protocol can be chosen at a time. USI is modeled as a node with zero or more
[all …]
/linux-6.14.4/Documentation/devicetree/bindings/i2c/
Di2c-exynos5.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/i2c/i2c-exynos5.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Krzysztof Kozlowski <[email protected]>
16 In case the HSI2C controller is encapsulated within USI block (it's the case
17 e.g. for Exynos850 and Exynos Auto V9 SoCs), it might be also necessary to
18 define USI node in device tree file, choosing "i2c" configuration. Please see
19 Documentation/devicetree/bindings/soc/samsung/exynos-usi.yaml for details.
24 - enum:
[all …]
/linux-6.14.4/arch/arm64/boot/dts/exynos/
Dexynos850.dtsi1 // SPDX-License-Identifier: GPL-2.0
13 #include <dt-bindings/clock/exynos850.h>
14 #include <dt-bindings/interrupt-controller/arm-gic.h>
15 #include <dt-bindings/soc/samsung,exynos-usi.h>
20 #address-cells = <2>;
21 #size-cells = <1>;
23 interrupt-parent = <&gic>;
34 arm-pmu {
35 compatible = "arm,cortex-a55-pmu";
44 interrupt-affinity = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>,
[all …]
Dexynosautov9.dtsi1 // SPDX-License-Identifier: GPL-2.0
9 #include <dt-bindings/clock/samsung,exynosautov9.h>
10 #include <dt-bindings/interrupt-controller/arm-gic.h>
11 #include <dt-bindings/soc/samsung,boot-mode.h>
12 #include <dt-bindings/soc/samsung,exynos-usi.h>
16 #address-cells = <2>;
17 #size-cells = <1>;
19 interrupt-parent = <&gic>;
31 arm-pmu {
32 compatible = "arm,cortex-a76-pmu";
[all …]
Dexynosautov920.dtsi1 // SPDX-License-Identifier: GPL-2.0
9 #include <dt-bindings/clock/samsung,exynosautov920.h>
10 #include <dt-bindings/interrupt-controller/arm-gic.h>
11 #include <dt-bindings/soc/samsung,exynos-usi.h>
15 #address-cells = <2>;
16 #size-cells = <1>;
18 interrupt-parent = <&gic>;
31 arm-pmu {
32 compatible = "arm,cortex-a78-pmu";
37 compatible = "fixed-clock";
[all …]
Dexynos850-pinctrl.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * Samsung's Exynos850 SoC pin-mux and pin-config device tree source
8 * Samsung's Exynos850 SoC pin-mux and pin-config options are listed as device
12 #include <dt-bindings/interrupt-controller/arm-gic.h>
13 #include "exynos-pinctrl.h"
16 gpa0: gpa0-gpio-bank {
17 gpio-controller;
18 #gpio-cells = <2>;
20 interrupt-controller;
21 #interrupt-cells = <2>;
[all …]
/linux-6.14.4/include/dt-bindings/soc/
Dsamsung,exynos-usi.h1 /* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
6 * Device Tree bindings for Samsung Exynos USI (Universal Serial Interface).
/linux-6.14.4/arch/arm64/boot/dts/exynos/google/
Dgs101.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright 2019-2023 Google LLC
6 * Copyright 2023 Linaro Ltd - <[email protected]>
9 #include <dt-bindings/clock/google,gs101.h>
10 #include <dt-bindings/gpio/gpio.h>
11 #include <dt-bindings/interrupt-controller/arm-gic.h>
12 #include <dt-bindings/soc/samsung,exynos-usi.h>
16 #address-cells = <2>;
17 #size-cells = <1>;
19 interrupt-parent = <&gic>;
[all …]
/linux-6.14.4/Documentation/devicetree/bindings/
Dvendor-prefixes.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/vendor-prefixes.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Rob Herring <[email protected]>
19 "^(at25|bm|devbus|dmacap|dsa|exynos|fsi[ab]|gpio-fan|gpio-key|gpio|gpmc|hdmi|i2c-gpio),.*": true
21 "^(pinctrl-single|#pinctrl-single|PowerPC),.*": true
22 "^(pl022|pxa-mmc|rcar_sound|rotary-encoder|s5m8767|sdhci),.*": true
23 "^(simple-audio-card|st-plgpio|st-spics|ts),.*": true
50 "^active-semi,.*":
[all …]