Home
last modified time | relevance | path

Searched +full:dma +full:- +full:byte +full:- +full:en (Results 1 – 25 of 113) sorted by relevance

12345

/linux-6.14.4/Documentation/devicetree/bindings/dma/
Dintel,ldma.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/dma/intel,ldma.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Lightning Mountain centralized DMA controllers.
10 - [email protected]
11 - [email protected]
14 - $ref: dma-controller.yaml#
19 - intel,lgm-cdma
20 - intel,lgm-dma2tx
[all …]
/linux-6.14.4/drivers/net/ethernet/freescale/dpaa2/
Ddpni.h1 /* SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) */
2 /* Copyright 2013-2016 Freescale Semiconductor Inc.
20 * DPNI_MAX_TC - Maximum number of traffic classes
24 * DPNI_MAX_DPBP - Maximum number of buffer pools per DPNI
29 * DPNI_ALL_TCS - All traffic classes considered; see dpni_set_queue()
31 #define DPNI_ALL_TCS (u8)(-1)
33 * DPNI_ALL_TC_FLOWS - All flows within traffic class considered; see
36 #define DPNI_ALL_TC_FLOWS (u16)(-1)
38 * DPNI_NEW_FLOW_ID - Generate new flow ID; see dpni_set_queue()
40 #define DPNI_NEW_FLOW_ID (u16)(-1)
[all …]
/linux-6.14.4/drivers/net/ethernet/cadence/
Dmacb.h1 /* SPDX-License-Identifier: GPL-2.0-only */
5 * Copyright (C) 2004-2006 Atmel Corporation
85 #define GEM_DMACFG 0x0010 /* DMA Configuration */
113 #define GEM_TX64CNT 0x0118 /* 64 byte Frames TX counter */
114 #define GEM_TX65CNT 0x011c /* 65-127 byte Frames TX counter */
115 #define GEM_TX128CNT 0x0120 /* 128-255 byte Frames TX counter */
116 #define GEM_TX256CNT 0x0124 /* 256-511 byte Frames TX counter */
117 #define GEM_TX512CNT 0x0128 /* 512-1023 byte Frames TX counter */
118 #define GEM_TX1024CNT 0x012c /* 1024-1518 byte Frames TX counter */
119 #define GEM_TX1519CNT 0x0130 /* 1519+ byte Frames TX counter */
[all …]
/linux-6.14.4/Documentation/iio/
Dad7606.rst1 .. SPDX-License-Identifier: GPL-2.0-only
15 * `AD7605 <https://www.analog.com/en/products/ad7605.html>`_
16 * `AD7606 <https://www.analog.com/en/products/ad7606.html>`_
17 * `AD7606B <https://www.analog.com/en/products/ad7606b.html>`_
18 * `AD7616 <https://www.analog.com/en/products/ad7616.html>`_
24 ----------------
30 --------------------
33 byte mode). The parallel interface is selected by declaring the device as
34 platform in the device tree (with no io-backends node defined, see below).
36 IIO-backend mode
[all …]
/linux-6.14.4/drivers/scsi/arm/
Dfas216.h1 /* SPDX-License-Identifier: GPL-2.0-only */
5 * Copyright (C) 1997-2000 Russell King
95 #define IS_MSGBYTESENT 0x01 /* One byte message sent*/
116 #define CNTL1_PERE (1 << 4) /* Parity enable reporting en. */
123 #define CLKF_F37MHZ 0x00 /* 35.01 - 40 MHz */
125 #define CLKF_F12MHZ 0x03 /* 10.01 - 15 MHz */
126 #define CLKF_F17MHZ 0x04 /* 15.01 - 20 MHz */
127 #define CLKF_F22MHZ 0x05 /* 20.01 - 25 MHz */
128 #define CLKF_F27MHZ 0x06 /* 25.01 - 30 MHz */
129 #define CLKF_F32MHZ 0x07 /* 30.01 - 35 MHz */
[all …]
Dfas216.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (C) 1997-2003 Russell King
20 * 30-08-1997 RMK Created
21 * 14-09-1997 RMK Started disconnect support
22 * 08-02-1998 RMK Corrected real DMA support
23 * 15-02-1998 RMK Started sync xfer support
24 * 06-04-1998 RMK Tightened conditions for printing incomplete
26 * 02-05-1998 RMK Added extra checks in fas216_reset
27 * 24-05-1998 RMK Fixed synchronous transfers with period >= 200ns
28 * 27-06-1998 RMK Changed asm/delay.h to linux/delay.h
[all …]
/linux-6.14.4/drivers/net/ethernet/broadcom/asp2/
Dbcmasp.c1 // SPDX-License-Identifier: GPL-2.0
25 priv->irq_mask &= ~mask; in _intr2_mask_clear()
31 priv->irq_mask |= mask; in _intr2_mask_set()
34 void bcmasp_enable_phy_irq(struct bcmasp_intf *intf, int en) in bcmasp_enable_phy_irq() argument
36 struct bcmasp_priv *priv = intf->parent; in bcmasp_enable_phy_irq()
39 if (!intf->internal_phy) in bcmasp_enable_phy_irq()
42 if (en) in bcmasp_enable_phy_irq()
43 _intr2_mask_clear(priv, ASP_INTR2_PHY_EVENT(intf->channel)); in bcmasp_enable_phy_irq()
45 _intr2_mask_set(priv, ASP_INTR2_PHY_EVENT(intf->channel)); in bcmasp_enable_phy_irq()
48 void bcmasp_enable_tx_irq(struct bcmasp_intf *intf, int en) in bcmasp_enable_tx_irq() argument
[all …]
/linux-6.14.4/arch/mips/cavium-octeon/
Docteon-platform.c6 * Copyright (C) 2004-2017 Cavium, Inc.
18 #include <asm/octeon/cvmx-helper-board.h>
24 #include <asm/octeon/cvmx-uctlx-defs.h>
78 if (dev->of_node) { in octeon2_usb_clocks_start()
82 uctl_node = of_get_parent(dev->of_node); in octeon2_usb_clocks_start()
88 "refclk-frequency", &clock_rate); in octeon2_usb_clocks_start()
90 dev_err(dev, "No UCTL \"refclk-frequency\"\n"); in octeon2_usb_clocks_start()
95 "refclk-type", &clock_type); in octeon2_usb_clocks_start()
105 * Step 2: Enable SCLK of UCTL by writing UCTL0_IF_ENA[EN] = 1 in octeon2_usb_clocks_start()
108 if_ena.s.en = 1; in octeon2_usb_clocks_start()
[all …]
/linux-6.14.4/include/uapi/linux/
Dhdreg.h1 /* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
17 #define IDE_DRIVE_TASK_INVALID -1
137 * 0x01->0x02 Reserved
141 * 0x04->0x07 Reserved
146 * 0x09->0x0F Reserved
151 * 0x10->0x1F Reserved
153 #define WIN_READ 0x20 /* 28-Bit */
154 #define WIN_READ_ONCE 0x21 /* 28-Bit without retries */
155 #define WIN_READ_LONG 0x22 /* 28-Bit */
156 #define WIN_READ_LONG_ONCE 0x23 /* 28-Bit without retries */
[all …]
Dvfio.h1 /* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
29 * IOMMU enforces DMA cache coherence (ex. PCIe NoSnoop stripping). This
37 /* Two-stage IOMMU */
43 * The No-IOMMU IOMMU offers no translation or isolation for devices and
44 * supports no ioctls outside of VFIO_CHECK_EXTENSION. Use of VFIO's No-IOMMU
53 * Supports the vaddr flag for DMA map and unmap. Not supported for mediated
100 /* -------- IOCTLs for VFIO file descriptor (/dev/vfio/vfio) -------- */
103 * VFIO_GET_API_VERSION - _IO(VFIO_TYPE, VFIO_BASE + 0)
114 * VFIO_CHECK_EXTENSION - _IOW(VFIO_TYPE, VFIO_BASE + 1, __u32)
123 * VFIO_SET_IOMMU - _IOW(VFIO_TYPE, VFIO_BASE + 2, __s32)
[all …]
/linux-6.14.4/drivers/net/ethernet/mellanox/mlx5/core/en/
Dtxrx.h1 /* SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB */
7 #include "en.h"
14 #define INL_HDR_START_SZ (sizeof(((struct mlx5_wqe_eth_seg *)NULL)->inline_hdr.start))
17 * 1. ESP trailer: up to 255 bytes of padding, 1 byte for pad length, 1 byte for
27 #define MLX5E_MAX_TX_INLINE_DS DIV_ROUND_UP(366 - INL_HDR_START_SZ + VLAN_HLEN, \
50 (((wqe_size) - sizeof(struct mlx5e_umr_wqe)) / sizeof(struct mlx5_ksm))
79 return skb->pkt_type == PACKET_MULTICAST || skb->pkt_type == PACKET_BROADCAST; in mlx5e_skb_is_multicast()
97 return config->rx_filter == HWTSTAMP_FILTER_ALL; in mlx5e_rx_hw_stamp()
121 return (u16)(*fifo->pc - *fifo->cc) <= fifo->mask; in mlx5e_skb_fifo_has_room()
127 return (mlx5_wq_cyc_ctr2ix(wq, cc - pc) >= n) || (cc == pc); in mlx5e_wqc_has_room_for()
[all …]
/linux-6.14.4/arch/m68k/include/asm/
Damigahw.h2 ** asm-m68k/amigahw.h -- This header defines some macros and pointers for
21 #include <asm/bootinfo-amiga.h>
207 * DMA register bits
244 #define ZTWO_PADDR(x) (((unsigned long)(x))-zTwoBase)
270 amiga_custom.beamcon0 = 0x4390; /* HARDDIS, VAR{BEAM,VSY,HSY,CSY}EN */ in amifb_video_off()
292 unsigned int :28, cntrl1:4; /* control-byte 1 */
293 unsigned int :28, cntrl2:4; /* control-byte 2 */
294 unsigned int :28, cntrl3:4; /* control-byte 3 */
314 unsigned int :28, cntrl1:4; /* control-byte 1 */
315 unsigned int :28, cntrl2:4; /* control-byte 2 */
[all …]
/linux-6.14.4/drivers/spi/
Dspi-ep93xx.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (C) 2010-2011 Mika Westerberg
7 * Explicit FIFO handling code was inspired by amba-pl022 driver.
9 * Chip select support using other than built-in GPIOs by H. Hartley Sweeten.
13 * https://www.cirrus.com/en/pubs/manual/EP93xx_Users_Guide_UM1.pdf
21 #include <linux/dma-direction.h>
22 #include <linux/dma-mapping.h>
69 * struct ep93xx_spi - EP93xx SPI controller structure
73 * @tx: current byte in transfer to transmit
74 * @rx: current byte in transfer to receive
[all …]
/linux-6.14.4/drivers/ata/
Dpata_octeon_cf.c8 * Copyright (C) 2005 - 2012 Cavium Inc.
31 * -- 8 bits no irq, no DMA
32 * -- 16 bits no irq, no DMA
33 * -- 16 bits True IDE mode with DMA, but no irq.
35 * In the last case the DMA engine can generate an interrupt when the
69 "Enable use of DMA on interfaces that support it (0=no dma [default], 1=use dma)");
112 reg_cfg.s.en = 1; /* Enable this region */ in octeon_cf_set_boot_reg_cfg()
128 struct octeon_cf_port *cf_port = ap->private_data; in octeon_cf_set_piomode()
150 BUG_ON(ata_timing_compute(dev, dev->pio_mode, &timing, T, T)); in octeon_cf_set_piomode()
154 t2--; in octeon_cf_set_piomode()
[all …]
/linux-6.14.4/sound/soc/fsl/
Dfsl_ssi.c1 // SPDX-License-Identifier: GPL-2.0
7 // Copyright 2007-2010 Freescale Semiconductor, Inc.
9 // Some notes why imx-pcm-fiq is used instead of DMA on some boards:
16 // we receive in our (PCM-) data stream. The only chance we have is to
43 #include <linux/dma/imx-dma.h>
53 #include "imx-pcm.h"
55 /* Define RX and TX to index ssi->regvals array; Can be 0 or 1 only */
62 * The SSI has a limitation in that the samples must be in the same byte
66 * (bit-endianness must match byte-endianness). Processors typically write
67 * the bits within a byte in the same order that the bytes of a word are
[all …]
/linux-6.14.4/drivers/mmc/host/
Dsdhci.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 * linux/drivers/mmc/host/sdhci.h - Secure Digital Host Controller Interface driver
7 * Copyright (C) 2005-2008 Pierre Ossman, All Rights Reserved.
31 #define SDHCI_MAKE_BLKSZ(dma, blksz) (((dma & 0x7) << 12) | (blksz & 0xFFF)) argument
130 * VDD2 - UHS2 or PCIe/NVMe
208 #define SDHCI_INT_ALL_MASK ((unsigned int)-1)
233 #define SDHCI_CTRL_HS400 0x0005 /* Non-standard */
286 #define SDHCI_CAN_VDD2_180 0x10000000 /* UHS-2 1.8V VDD2 */
287 #define SDHCI_SUPPORT_HS400 0x80000000 /* Non-standard */
298 /* 4C-4F reserved for more max current */
[all …]
/linux-6.14.4/drivers/dma/
Dat_hdmac.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Driver for the Atmel AHB DMA Controller (aka HDMA or DMAC on AT91 systems)
8 * This supports the Atmel AHB DMA Controller found in several Atmel SoCs.
9 * The only Atmel DMA Controller that is not covered by this driver is the one
13 #include <dt-bindings/dma/at91.h>
18 #include <linux/dma-mapping.h>
29 #include "virt-dma.h"
33 * --------
35 * at_hdmac : Name of the ATmel AHB DMA Controller
36 * at_dma_ / atdma : ATmel DMA controller entity related
[all …]
/linux-6.14.4/drivers/memstick/host/
Dr592.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (C) 2010 - Maxim Levitsky
44 * memstick_debug_get_tpc_name - debug helper that returns string for
49 return tpc_names[tpc-1]; in memstick_debug_get_tpc_name()
55 u32 value = readl(dev->mmio + address); in r592_read_reg()
64 dbg_reg("reg #%02d <- 0x%08x", address, value); in r592_write_reg()
65 writel(value, dev->mmio + address); in r592_write_reg()
71 u32 value = __raw_readl(dev->mmio + address); in r592_read_reg_raw_be()
80 dbg_reg("reg #%02d <- 0x%08x", address, value); in r592_write_reg_raw_be()
81 __raw_writel(cpu_to_be32(value), dev->mmio + address); in r592_write_reg_raw_be()
[all …]
/linux-6.14.4/drivers/i2c/busses/
Di2c-stm32f7.c1 // SPDX-License-Identifier: GPL-2.0
8 * http://www.st.com/resource/en/reference_manual/dm00124865.pdf
14 * This driver is based on i2c-stm32f4.c
21 #include <linux/i2c-smbus.h>
38 #include "i2c-stm32.h"
186 * struct stm32f7_i2c_regs - i2c f7 registers backup
202 * struct stm32f7_i2c_spec - private i2c specification timing
224 * struct stm32f7_i2c_setup - private I2C timing setup parameters
244 * struct stm32f7_i2c_timings - private I2C output parameters
262 * struct stm32f7_i2c_msg - client specific data
[all …]
/linux-6.14.4/arch/mips/ath25/
Dar2315_regs.h11 * Copyright (C) 2006-2008 Felix Fietkau <[email protected]>
81 #define AR2315_RESET_MPEGTS_RSVD 0x00000004 /* warm reset MPEG-TS */
82 #define AR2315_RESET_PCIDMA 0x00000008 /* warm reset PCI ahb/dma */
97 #define AR2315_ARB_MPEGTS_RSVD 0x00000004 /* MPEG-TS */
106 #define AR2315_CONFIG_AHB 0x00000001 /* EC-AHB bridge endian */
108 #define AR2315_CONFIG_MPEGTS_RSVD 0x00000004 /* MPEG-TS byteswap */
128 /* Revision Register - Initial value is 0x3010 (WMAC 3.0, AR231X 1.0). */
172 #define AR2315_GISR_MPEGTS_RSVD 0x00000004 /* MPEG-TS */
303 * - No read or write buffers are included.
323 #define AR2315_LBCONF_OE 0x00000001 /* =1 OE is low-true */
[all …]
/linux-6.14.4/drivers/dma/stm32/
Dstm32-dma3.c1 // SPDX-License-Identifier: GPL-2.0-only
11 #include <linux/dma-mapping.h>
24 #include "../virt-dma.h"
53 /* SECCFGR DMA secure configuration register */
56 /* MISR DMA non-secure/secure masked interrupt status register */
59 /* CxLBAR DMA channel x linked_list base address register */
62 /* CxCIDCFGR DMA channel x CID register */
76 /* CxSEMCR DMA channel x semaphore control register */
80 /* CxFCR DMA channel x flag clear register */
88 /* CxSR DMA channel x status register */
[all …]
/linux-6.14.4/drivers/mtd/nand/raw/gpmi-nand/
Dgpmi-nand.c1 // SPDX-License-Identifier: GPL-2.0+
5 * Copyright (C) 2010-2015 Freescale Semiconductor, Inc.
19 #include <linux/dma/mxs-dma.h>
20 #include "gpmi-nand.h"
21 #include "gpmi-regs.h"
22 #include "bch-regs.h"
25 #define GPMI_NAND_GPMI_REGS_ADDR_RES_NAME "gpmi-nand"
53 while ((readl(addr) & mask) && --timeout) in clear_poll_bit()
72 * You will see a DMA timeout in this case. The bug has been fixed
97 while ((!(readl(reset_addr) & MODULE_CLKGATE)) && --timeout) in gpmi_reset_block()
[all …]
/linux-6.14.4/Documentation/arch/x86/
Dtdx.rst1 .. SPDX-License-Identifier: GPL-2.0
18 CPU-attested software module called 'the TDX module' runs inside the new
22 TDX also leverages Intel Multi-Key Total Memory Encryption (MKTME) to
23 provide crypto-protection to the VMs. TDX reserves part of MKTME KeyIDs
32 TDX boot-time detection
33 -----------------------
41 ---------------------------------------
59 Besides initializing the TDX module, a per-cpu initialization SEAMCALL
103 ------------------------------------------
110 of memory regions (out of CMRs) as "TDX-usable" memory and pass those
[all …]
/linux-6.14.4/drivers/net/ethernet/aquantia/atlantic/hw_atl/
Dhw_atl_b0.c1 // SPDX-License-Identifier: GPL-2.0-only
4 * Copyright (C) 2014-2019 aQuantia Corporation
5 * Copyright (C) 2019-2020 Marvell International Ltd.
123 self->aq_fw_ops->set_state(self, MPI_RESET); in hw_atl_b0_hw_reset()
154 struct aq_nic_cfg_s *cfg = self->aq_nic_cfg; in hw_atl_b0_hw_qos_set()
160 if (cfg->is_ptp) { in hw_atl_b0_hw_qos_set()
161 tx_buff_size -= HW_ATL_B0_PTP_TXBUF_SIZE; in hw_atl_b0_hw_qos_set()
162 rx_buff_size -= HW_ATL_B0_PTP_RXBUF_SIZE; in hw_atl_b0_hw_qos_set()
172 tx_buff_size /= cfg->tcs; in hw_atl_b0_hw_qos_set()
173 rx_buff_size /= cfg->tcs; in hw_atl_b0_hw_qos_set()
[all …]
/linux-6.14.4/drivers/video/fbdev/
Dsh7760fb.c1 // SPDX-License-Identifier: GPL-2.0
5 * (c) 2006-2008 MSC Vertriebsges.m.b.H.,
11 * Thanks to Siegfried Schaefer <s.schaefer at schaefer-edv.de>
19 #include <linux/dma-mapping.h>
56 /* wait_for_lps - wait until power supply has reached a certain state. */
60 while (--i && ((ioread16(par->base + LDPMMR) & 3) != val)) in wait_for_lps()
64 return -ETIMEDOUT; in wait_for_lps()
69 /* en/disable the LCDC */
72 struct sh7760fb_par *par = info->par; in sh7760fb_blank()
73 struct sh7760fb_platdata *pd = par->pd; in sh7760fb_blank()
[all …]

12345