Home
last modified time | relevance | path

Searched full:gcc_aggre_ufs_phy_axi_clk (Results 1 – 25 of 59) sorted by relevance

123

/linux-6.14.4/Documentation/devicetree/bindings/interconnect/
Dqcom,sc7280-rpmh.yaml122 clocks = <&gcc GCC_AGGRE_UFS_PHY_AXI_CLK>,
Dqcom,sm8450-rpmh.yaml122 <&gcc GCC_AGGRE_UFS_PHY_AXI_CLK>,
Dqcom,sm8550-rpmh.yaml136 clocks = <&gcc GCC_AGGRE_UFS_PHY_AXI_CLK>,
/linux-6.14.4/include/dt-bindings/clock/
Dqcom,gcc-sc7180.h17 #define GCC_AGGRE_UFS_PHY_AXI_CLK 7 macro
Dqcom,gcc-sm6350.h22 #define GCC_AGGRE_UFS_PHY_AXI_CLK 11 macro
Dqcom,sm7150-gcc.h18 #define GCC_AGGRE_UFS_PHY_AXI_CLK 6 macro
Dqcom,sm4450-gcc.h11 #define GCC_AGGRE_UFS_PHY_AXI_CLK 1 macro
Dqcom,qcs615-gcc.h20 #define GCC_AGGRE_UFS_PHY_AXI_CLK 10 macro
Dqcom,gcc-sc7280.h19 #define GCC_AGGRE_UFS_PHY_AXI_CLK 9 macro
Dqcom,sm8750-gcc.h11 #define GCC_AGGRE_UFS_PHY_AXI_CLK 1 macro
Dqcom,sm8550-gcc.h12 #define GCC_AGGRE_UFS_PHY_AXI_CLK 1 macro
Dqcom,qcs8300-gcc.h17 #define GCC_AGGRE_UFS_PHY_AXI_CLK 7 macro
Dqcom,gcc-sdm845.h12 #define GCC_AGGRE_UFS_PHY_AXI_CLK 2 macro
Dqcom,gcc-sm8450.h22 #define GCC_AGGRE_UFS_PHY_AXI_CLK 10 macro
Dqcom,sm8650-gcc.h12 #define GCC_AGGRE_UFS_PHY_AXI_CLK 1 macro
Dqcom,gcc-sm8150.h13 #define GCC_AGGRE_UFS_PHY_AXI_CLK 3 macro
Dqcom,gcc-sm8350.h28 #define GCC_AGGRE_UFS_PHY_AXI_CLK 16 macro
Dqcom,gcc-sm8250.h16 #define GCC_AGGRE_UFS_PHY_AXI_CLK 6 macro
Dqcom,gcc-sc8180x.h13 #define GCC_AGGRE_UFS_PHY_AXI_CLK 3 macro
Dqcom,sa8775p-gcc.h20 #define GCC_AGGRE_UFS_PHY_AXI_CLK 9 macro
Dqcom,x1e80100-gcc.h12 #define GCC_AGGRE_UFS_PHY_AXI_CLK 2 macro
Dqcom,gcc-sc8280xp.h23 #define GCC_AGGRE_UFS_PHY_AXI_CLK 12 macro
/linux-6.14.4/Documentation/devicetree/bindings/ufs/
Dqcom,ufs.yaml341 <&gcc GCC_AGGRE_UFS_PHY_AXI_CLK>,
/linux-6.14.4/drivers/clk/qcom/
Dgcc-sm7150.c981 static struct clk_branch gcc_aggre_ufs_phy_axi_clk = { variable
990 .name = "gcc_aggre_ufs_phy_axi_clk",
1012 &gcc_aggre_ufs_phy_axi_clk.clkr.hw,
2757 [GCC_AGGRE_UFS_PHY_AXI_CLK] = &gcc_aggre_ufs_phy_axi_clk.clkr,
Dgcc-sc7180.c826 static struct clk_branch gcc_aggre_ufs_phy_axi_clk = { variable
835 .name = "gcc_aggre_ufs_phy_axi_clk",
2247 [GCC_AGGRE_UFS_PHY_AXI_CLK] = &gcc_aggre_ufs_phy_axi_clk.clkr,

123