Home
last modified time | relevance | path

Searched +full:0 +full:xa8000000 (Results 1 – 25 of 34) sorted by relevance

12

/linux-6.14.4/arch/sh/include/mach-kfr2r09/mach/
Dpartner-jet-setup.txt8 LIST "> RD zImage, 0xa8800000"
9 LIST "> G=0xa8800000"
13 LIST "> RD romImage, 0"
18 EW 0xa4520004, 0xa507
21 ED 0xff00001c, 0x00000800
24 ED 0xff000010, 0x00000004
27 ED 0xff800020, 0xa5a50001
28 ED 0xfec10000, 0x0000001b
33 ED 0xa4150004, 0x00000050
34 ED 0xa4150000, 0x91053508
[all …]
Dromimage.h22 1: .long 0xa8000000
/linux-6.14.4/arch/powerpc/boot/dts/
Dmpc8377_wlan.dts28 #size-cells = <0>;
30 PowerPC,8377@0 {
32 reg = <0x0>;
37 timebase-frequency = <0>;
38 bus-frequency = <0>;
39 clock-frequency = <0>;
45 reg = <0x00000000 0x20000000>; // 512MB at 0
52 reg = <0xe0005000 0x1000>;
53 interrupts = <77 0x8>;
55 ranges = <0x0 0x0 0xfc000000 0x04000000>;
[all …]
Dmpc8377_rdb.dts27 #size-cells = <0>;
29 PowerPC,8377@0 {
31 reg = <0x0>;
36 timebase-frequency = <0>;
37 bus-frequency = <0>;
38 clock-frequency = <0>;
44 reg = <0x00000000 0x10000000>; // 256MB at 0
51 reg = <0xe0005000 0x1000>;
52 interrupts = <77 0x8>;
58 ranges = <0x0 0x0 0xfe000000 0x00800000
[all …]
Dmpc8378_rdb.dts27 #size-cells = <0>;
29 PowerPC,8378@0 {
31 reg = <0x0>;
36 timebase-frequency = <0>;
37 bus-frequency = <0>;
38 clock-frequency = <0>;
44 reg = <0x00000000 0x10000000>; // 256MB at 0
51 reg = <0xe0005000 0x1000>;
52 interrupts = <77 0x8>;
58 ranges = <0x0 0x0 0xfe000000 0x00800000
[all …]
/linux-6.14.4/Documentation/devicetree/bindings/pwm/
Dspear-pwm.txt15 reg = <0xa8000000 0x1000>;
/linux-6.14.4/tools/testing/selftests/powerpc/include/
Dinstructions.h10 (0x7c00060c | (RA) << (31-15) | (RB) << (31-20) | (L) << (31-10))
16 asm volatile(str(COPY(0, %0, 0))";" in copy()
25 asm volatile(str(COPY(0, %0, 1))";" in copy_first()
34 (0x7c00070c | (RA) << (31-15) | (RB) << (31-20) | (L) << (31-10) | (RC) << (31-31))
42 asm volatile(str(PASTE(0, %1, 0, 0))";" in paste()
43 "mfcr %0;" in paste()
55 asm volatile(str(PASTE(0, %1, 1, 1))";" in paste_last()
56 "mfcr %0;" in paste_last()
64 #define PPC_INST_COPY __COPY(0, 0, 0)
65 #define PPC_INST_COPY_FIRST __COPY(0, 0, 1)
[all …]
/linux-6.14.4/Documentation/devicetree/bindings/net/
Ddavicom,dm9000.yaml54 reg = <0xa8000000 0x2>, <0xa8000002 0x2>;
/linux-6.14.4/arch/sh/include/mach-ecovec24/mach/
Dromimage.h22 1 : .long 0xa8000000
36 #define HIZCRA 0xa4050158
37 #define PGDR 0xa405012c
/linux-6.14.4/arch/sh/include/mach-common/mach/
Dsdk7780.h16 #define PA_ROM 0xa0000000 /* EPROM */
17 #define PA_ROM_SIZE 0x00400000 /* EPROM size 4M byte */
18 #define PA_FROM 0xa0800000 /* Flash-ROM */
19 #define PA_FROM_SIZE 0x00400000 /* Flash-ROM size 4M byte */
20 #define PA_EXT1 0xa4000000
21 #define PA_EXT1_SIZE 0x04000000
22 #define PA_SDRAM 0xa8000000 /* DDR-SDRAM(Area2/3) 128MB */
23 #define PA_SDRAM_SIZE 0x08000000
25 #define PA_EXT4 0xb0000000
26 #define PA_EXT4_SIZE 0x04000000
[all …]
/linux-6.14.4/arch/arm/boot/dts/st/
Dspear320.dtsi15 ranges = <0x40000000 0x40000000 0x80000000
16 0xd0000000 0xd0000000 0x30000000>;
20 reg = <0xb3000000 0x1000>;
26 reg = <0x90000000 0x1000>;
36 reg = <0x4c000000 0x1000 /* FSMC Register */
37 0x50000000 0x0010 /* NAND Base DATA */
38 0x50020000 0x0010 /* NAND Base ADDR */
39 0x50010000 0x0010>; /* NAND Base CMD */
46 reg = <0x70000000 0x100>;
54 reg = <0xb3000000 0x1000>;
[all …]
/linux-6.14.4/arch/sh/include/mach-se/mach/
Dse7780.h17 #define PA_ROM 0xa0000000 /* EPROM */
18 #define PA_ROM_SIZE 0x00400000 /* EPROM size 4M byte */
19 #define PA_FROM 0xa1000000 /* Flash-ROM */
20 #define PA_FROM_SIZE 0x01000000 /* Flash-ROM size 16M byte */
21 #define PA_EXT1 0xa4000000
22 #define PA_EXT1_SIZE 0x04000000
25 #define PA_SDRAM 0xa8000000 /* DDR-SDRAM(Area2/3) 128MB */
26 #define PA_SDRAM_SIZE 0x08000000
28 #define PA_EXT4 0xb0000000
29 #define PA_EXT4_SIZE 0x04000000
[all …]
/linux-6.14.4/Documentation/devicetree/bindings/pci/
Dmbvl,gpex40-pcie.yaml116 reg = <0xb0000000 0x00010000>,
117 <0xa0000000 0x00001000>,
118 <0xff000000 0x00200000>,
119 <0xb0010000 0x00001000>;
124 ranges = <0x83000000 0 0x00000000 0xa8000000 0 0x8000000>;
130 bus-range = <0x00 0xff>;
135 interrupt-map-mask = <0 0 0 7>;
136 interrupt-map = <0 0 0 0 &pci_express 0>,
137 <0 0 0 1 &pci_express 1>,
138 <0 0 0 2 &pci_express 2>,
[all …]
/linux-6.14.4/drivers/phy/mediatek/
Dphy-mtk-xfi-tphy.c26 #define REG_DIG_GLB_70 0x0070
38 #define XTP_PCS_IN_FR_RG BIT(0)
40 #define REG_DIG_GLB_F4 0x00f4
41 #define XFI_DPHY_PCS_SEL BIT(0)
43 #define XFI_DPHY_PCS_SEL_USXGMII FIELD_PREP(XFI_DPHY_PCS_SEL, 0)
46 #define REG_DIG_LN_TRX_40 0x3040
50 #define REG_DIG_LN_TRX_B0 0x30b0
54 #define REG_ANA_GLB_D0 0x90d0
57 #define XTP_GLB_USXGMII_EN BIT(0)
118 mtk_phy_update_bits(xfi_tphy->base + 0x9024, 0x100000, is_10g ? 0x0 : 0x100000); in mtk_xfi_tphy_setup()
[all …]
/linux-6.14.4/arch/arm/mach-imx/
Dmx3x.h36 #define MX3x_L2CC_BASE_ADDR 0x30000000
42 #define MX3x_AIPS1_BASE_ADDR 0x43f00000
44 #define MX3x_MAX_BASE_ADDR (MX3x_AIPS1_BASE_ADDR + 0x04000)
45 #define MX3x_EVTMON_BASE_ADDR (MX3x_AIPS1_BASE_ADDR + 0x08000)
46 #define MX3x_CLKCTL_BASE_ADDR (MX3x_AIPS1_BASE_ADDR + 0x0c000)
47 #define MX3x_ETB_SLOT4_BASE_ADDR (MX3x_AIPS1_BASE_ADDR + 0x10000)
48 #define MX3x_ETB_SLOT5_BASE_ADDR (MX3x_AIPS1_BASE_ADDR + 0x14000)
49 #define MX3x_ECT_CTIO_BASE_ADDR (MX3x_AIPS1_BASE_ADDR + 0x18000)
50 #define MX3x_I2C_BASE_ADDR (MX3x_AIPS1_BASE_ADDR + 0x80000)
51 #define MX3x_I2C3_BASE_ADDR (MX3x_AIPS1_BASE_ADDR + 0x84000)
[all …]
/linux-6.14.4/arch/arm/boot/dts/samsung/
Ds5pv210-smdkv210.dts32 reg = <0x20000000 0x40000000>;
35 pmic_ap_clk: clock-0 {
38 #clock-cells = <0>;
44 reg = <0xa8000000 0x2>, <0xa8000002 0x2>;
53 pwms = <&pwm 3 5000000 0>;
54 brightness-levels = <0 4 8 16 32 64 128 255>;
57 pinctrl-0 = <&pwm3_out>;
61 dc5v_reg: regulator-0 {
79 pinctrl-0 = <&keypad_row0>, <&keypad_row1>, <&keypad_row2>,
88 keypad,row = <0>;
[all …]
/linux-6.14.4/arch/arm/boot/dts/marvell/
Darmada-xp-98dx3236.dtsi28 #size-cells = <0>;
31 cpu@0 {
34 reg = <0>;
35 clocks = <&cpuclk 0>;
43 ranges = <MBUS_ID(0xf0, 0x01) 0 0 0xf1000000 0x100000
44 MBUS_ID(0x01, 0x1d) 0 0 0xfff00000 0x100000
45 MBUS_ID(0x01, 0x2f) 0 0 0xf0000000 0x1000000
46 MBUS_ID(0x03, 0x00) 0 0 0xa8000000 0x4000000
47 MBUS_ID(0x08, 0x00) 0 0 0xac000000 0x100000>;
51 reg = <MBUS_ID(0x01, 0x1d) 0 0x100000>;
[all …]
/linux-6.14.4/arch/arm64/boot/dts/ti/
Dk3-am68-sk-som.dtsi16 reg = <0x00000000 0x80000000 0x00000000 0x80000000>,
17 <0x00000008 0x80000000 0x00000003 0x80000000>;
26 reg = <0x00 0x9e800000 0x00 0x01800000>;
32 reg = <0x00 0xa0000000 0x00 0x100000>;
38 reg = <0x00 0xa0100000 0x00 0xf00000>;
44 reg = <0x00 0xa1000000 0x00 0x100000>;
50 reg = <0x00 0xa1100000 0x00 0xf00000>;
56 reg = <0x00 0xa2000000 0x00 0x100000>;
62 reg = <0x00 0xa2100000 0x00 0xf00000>;
68 reg = <0x00 0xa3000000 0x00 0x100000>;
[all …]
Dk3-j721s2-som-p0.dtsi18 reg = <0x00000000 0x80000000 0x00000000 0x80000000>,
19 <0x00000008 0x80000000 0x00000003 0x80000000>;
29 reg = <0x00 0x9e800000 0x00 0x01800000>;
30 alignment = <0x1000>;
36 reg = <0x00 0xa0000000 0x00 0x100000>;
42 reg = <0x00 0xa0100000 0x00 0xf00000>;
48 reg = <0x00 0xa1000000 0x00 0x100000>;
54 reg = <0x00 0xa1100000 0x00 0xf00000>;
60 reg = <0x00 0xa2000000 0x00 0x100000>;
66 reg = <0x00 0xa2100000 0x00 0xf00000>;
[all …]
Dk3-j721e-som-p0.dtsi17 reg = <0x00000000 0x80000000 0x00000000 0x80000000>,
18 <0x00000008 0x80000000 0x00000000 0x80000000>;
27 reg = <0x00 0x9e800000 0x00 0x01800000>;
28 alignment = <0x1000>;
34 reg = <0x00 0xa0000000 0x00 0x100000>;
40 reg = <0x00 0xa0100000 0x00 0xf00000>;
46 reg = <0x00 0xa1000000 0x00 0x100000>;
52 reg = <0x00 0xa1100000 0x00 0xf00000>;
58 reg = <0x00 0xa2000000 0x00 0x100000>;
64 reg = <0x00 0xa2100000 0x00 0xf00000>;
[all …]
/linux-6.14.4/arch/arm/boot/dts/nxp/imx/
Dimx31.dtsi35 #size-cells = <0>;
37 cpu@0 {
40 reg = <0>;
48 reg = <0x68000000 0x100000>;
60 reg = <0x1fffc000 0x4000>;
63 ranges = <0 0x1fffc000 0x4000>;
70 reg = <0x43f00000 0x100000>;
75 reg = <0x43f80000 0x4000>;
79 #size-cells = <0>;
85 reg = <0x43f84000 0x4000>;
[all …]
Dimx35.dtsi39 #size-cells = <0>;
41 cpu@0 {
44 reg = <0>;
52 reg = <0x68000000 0x10000000>;
64 reg = <0x30000000 0x1000>;
73 reg = <0x43f00000 0x100000>;
78 #size-cells = <0>;
80 reg = <0x43f80000 0x4000>;
89 #size-cells = <0>;
91 reg = <0x43f84000 0x4000>;
[all …]
/linux-6.14.4/Documentation/arch/xtensa/
Dmmu.rst16 - RASID is 0x04030201 (reset state).
28 After step 2, we jump to virtual address in the range 0x40000000..0x5fffffff
29 or 0x00000000..0x1fffffff, depending on whether the kernel was loaded below
30 0x40000000 or above. That address corresponds to next instruction to execute
32 The scheme below assumes that the kernel is loaded below 0x40000000.
49 The default location of IO peripherals is above 0xf0000000. This may be changed
75 | Userspace | 0x00000000 TASK_SIZE
76 +------------------+ 0x40000000
78 | Page table | XCHAL_PAGE_TABLE_VADDR 0x80000000 XCHAL_PAGE_TABLE_SIZE
80 | KASAN shadow map | KASAN_SHADOW_START 0x80400000 KASAN_SHADOW_SIZE
[all …]
/linux-6.14.4/arch/sh/boards/
Dboard-magicpanelr2.c33 #define LAN9115_READY (__raw_readl(0xA8000084UL) & 0x00000001UL)
43 for (i = 0; i < 10; ++i) { in ethernet_reset_finished()
49 return 0; in ethernet_reset_finished()
55 CLRBITS_OUTB(0x10, PORT_PMDR); in reset_ethernet()
60 SETBITS_OUTB(0x10, PORT_PMDR); in reset_ethernet()
65 /* CS2: LAN (0x08000000 - 0x0bffffff) */ in setup_chip_select()
67 __raw_writel(0x36db0400, CS2BCR); in setup_chip_select()
69 __raw_writel(0x000003c0, CS2WCR); in setup_chip_select()
71 /* CS4: CAN1 (0xb0000000 - 0xb3ffffff) */ in setup_chip_select()
73 __raw_writel(0x00000200, CS4BCR); in setup_chip_select()
[all …]
/linux-6.14.4/arch/arm/boot/dts/nvidia/
Dtegra20.dtsi17 memory@0 {
19 reg = <0 0>;
24 reg = <0x40000000 0x40000>;
27 ranges = <0 0x40000000 0x40000>;
30 reg = <0x400 0x3fc00>;
37 reg = <0x50000000 0x00024000>;
51 ranges = <0x54000000 0x54000000 0x04000000>;
55 reg = <0x54040000 0x00040000>;
67 reg = <0x54080000 0x00040000>;
79 reg = <0x540c0000 0x00040000>;
[all …]

12