/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/MCTargetDesc/ |
H A D | AArch64MCCodeEmitter.cpp | 267 unsigned ShiftVal = AArch64_AM::getShiftValue(MO1.getImm()); in getAddSubImmOpValue() local 528 unsigned ShiftVal = AArch64_AM::getShiftValue(ShiftOpnd); in getImm8OptLsl() local 555 unsigned ShiftVal = AArch64_AM::getShiftValue(MO.getImm()); in getMoveVecShifterOpValue() local
|
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/AArch64/MCTargetDesc/ |
H A D | AArch64MCCodeEmitter.cpp | 283 unsigned ShiftVal = AArch64_AM::getShiftValue(MO1.getImm()); in getAddSubImmOpValue() local 600 unsigned ShiftVal = AArch64_AM::getShiftValue(ShiftOpnd); in getImm8OptLsl() local 627 unsigned ShiftVal = AArch64_AM::getShiftValue(MO.getImm()); in getMoveVecShifterOpValue() local
|
/aosp_15_r20/external/llvm/lib/Target/AArch64/MCTargetDesc/ |
H A D | AArch64MCCodeEmitter.cpp | 252 unsigned ShiftVal = AArch64_AM::getShiftValue(MO1.getImm()); in getAddSubImmOpValue() local 503 unsigned ShiftVal = AArch64_AM::getShiftValue(MO.getImm()); in getMoveVecShifterOpValue() local
|
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/RISCV/Utils/ |
H A D | RISCVMatInt.cpp | 84 for (unsigned ShiftVal = 0; ShiftVal < Size; ShiftVal += PlatRegSize) { in getIntMatCost() local
|
/aosp_15_r20/external/llvm/lib/Target/AArch64/ |
H A D | AArch64FastISel.cpp | 1183 uint64_t ShiftVal = cast<ConstantInt>(MulRHS)->getValue().logBase2(); in emitAddSub() local 1207 uint64_t ShiftVal = C->getZExtValue(); in emitAddSub() local 1561 uint64_t ShiftVal = cast<ConstantInt>(MulRHS)->getValue().logBase2(); in emitLogicalOp() local 1578 uint64_t ShiftVal = C->getZExtValue(); in emitLogicalOp() local 4523 uint64_t ShiftVal = C->getValue().logBase2(); in selectMul() local 4589 uint64_t ShiftVal = C->getZExtValue(); in selectShift() local
|
H A D | AArch64TargetTransformInfo.cpp | 55 for (unsigned ShiftVal = 0; ShiftVal < BitSize; ShiftVal += 64) { in getIntImmCost() local
|
H A D | AArch64ISelDAGToDAG.cpp | 567 unsigned ShiftVal = 0; in SelectArithExtendedRegister() local 799 unsigned ShiftVal = CSD->getZExtValue(); in SelectExtendedSHL() local
|
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
H A D | AArch64FastISel.cpp | 1262 uint64_t ShiftVal = cast<ConstantInt>(MulRHS)->getValue().logBase2(); in emitAddSub() local 1286 uint64_t ShiftVal = C->getZExtValue(); in emitAddSub() local 1648 uint64_t ShiftVal = cast<ConstantInt>(MulRHS)->getValue().logBase2(); in emitLogicalOp() local 1665 uint64_t ShiftVal = C->getZExtValue(); in emitLogicalOp() local 4702 uint64_t ShiftVal = C->getValue().logBase2(); in selectMul() local 4768 uint64_t ShiftVal = C->getZExtValue(); in selectShift() local
|
H A D | AArch64ISelDAGToDAG.cpp | 418 unsigned ShiftVal = CSD->getZExtValue(); in isWorthFoldingSHL() local 687 unsigned ShiftVal = 0; in SelectArithExtendedRegister() local 944 unsigned ShiftVal = CSD->getZExtValue(); in SelectExtendedSHL() local
|
H A D | AArch64TargetTransformInfo.cpp | 75 for (unsigned ShiftVal = 0; ShiftVal < BitSize; ShiftVal += 64) { in getIntImmCost() local
|
H A D | AArch64InstrInfo.cpp | 774 unsigned ShiftVal = AArch64_AM::getShiftValue(Imm); in isFalkorShiftExtFast() local 801 unsigned ShiftVal = AArch64_AM::getShiftValue(Imm); in isFalkorShiftExtFast() local 809 unsigned ShiftVal = AArch64_AM::getShiftValue(Imm); in isFalkorShiftExtFast() local
|
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/AArch64/ |
H A D | AArch64FastISel.cpp | 1258 uint64_t ShiftVal = cast<ConstantInt>(MulRHS)->getValue().logBase2(); in emitAddSub() local 1280 uint64_t ShiftVal = C->getZExtValue(); in emitAddSub() local 1627 uint64_t ShiftVal = cast<ConstantInt>(MulRHS)->getValue().logBase2(); in emitLogicalOp() local 1642 uint64_t ShiftVal = C->getZExtValue(); in emitLogicalOp() local 4621 uint64_t ShiftVal = C->getValue().logBase2(); in selectMul() local 4684 uint64_t ShiftVal = C->getZExtValue(); in selectShift() local
|
H A D | AArch64ISelDAGToDAG.cpp | 607 unsigned ShiftVal = CSD->getZExtValue(); in isWorthFoldingSHL() local 974 unsigned ShiftVal = 0; in SelectArithExtendedRegister() local 1027 unsigned ShiftVal = 0; in SelectArithUXTXRegister() local 1256 unsigned ShiftVal = CSD->getZExtValue(); in SelectExtendedSHL() local
|
H A D | AArch64InstrInfo.cpp | 886 unsigned ShiftVal = AArch64_AM::getShiftValue(Imm); in isFalkorShiftExtFast() local 913 unsigned ShiftVal = AArch64_AM::getShiftValue(Imm); in isFalkorShiftExtFast() local 921 unsigned ShiftVal = AArch64_AM::getShiftValue(Imm); in isFalkorShiftExtFast() local
|
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/RISCV/MCTargetDesc/ |
H A D | RISCVMatInt.cpp | 380 for (unsigned ShiftVal = 0; ShiftVal < Size; ShiftVal += PlatRegSize) { in getIntMatCost() local
|
/aosp_15_r20/external/llvm/lib/Target/AMDGPU/ |
H A D | AMDGPUISelDAGToDAG.cpp | 1265 uint32_t ShiftVal = Shift->getZExtValue(); in SelectS_BFE() local 1287 uint32_t ShiftVal = Shift->getZExtValue(); in SelectS_BFE() local
|
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/ARM/ |
H A D | ARMParallelDSP.cpp | 788 Value *ShiftVal = ConstantInt::get(LoadTy, OffsetTy->getBitWidth()); in CreateWideLoad() local
|
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/CodeGen/GlobalISel/ |
H A D | CombinerHelper.cpp | 1542 auto matchFirstShift = [&](const MachineInstr *MI, uint64_t &ShiftVal) { in matchShiftOfShiftedLogic() 1625 unsigned &ShiftVal) { in matchCombineMulToShl() 1637 unsigned &ShiftVal) { in applyCombineMulToShl() 1923 unsigned &ShiftVal) { in matchCombineShiftToUnmerge() 1947 const unsigned &ShiftVal) { in applyCombineShiftToUnmerge()
|
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
H A D | ARMParallelDSP.cpp | 790 Value *ShiftVal = ConstantInt::get(LoadTy, OffsetTy->getBitWidth()); in CreateWideLoad() local
|
/aosp_15_r20/external/llvm/lib/Target/X86/ |
H A D | X86TargetTransformInfo.cpp | 1303 for (unsigned ShiftVal = 0; ShiftVal < BitSize; ShiftVal += 64) { in getIntImmCost() local
|
/aosp_15_r20/external/capstone/arch/AArch64/ |
H A D | AArch64InstPrinter.c | 1028 unsigned ShiftVal = AArch64_AM_getArithShiftValue(Val); in printArithExtend() local
|
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/AMDGPU/ |
H A D | AMDGPUISelDAGToDAG.cpp | 2150 uint32_t ShiftVal = Shift->getZExtValue(); in SelectS_BFE() local 2171 uint32_t ShiftVal = Shift->getZExtValue(); in SelectS_BFE() local
|
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
H A D | AMDGPUISelDAGToDAG.cpp | 1964 uint32_t ShiftVal = Shift->getZExtValue(); in SelectS_BFE() local 1986 uint32_t ShiftVal = Shift->getZExtValue(); in SelectS_BFE() local
|
/aosp_15_r20/external/llvm/lib/Target/AArch64/InstPrinter/ |
H A D | AArch64InstPrinter.cpp | 1099 unsigned ShiftVal = AArch64_AM::getArithShiftValue(Val); in printArithExtend() local
|
/aosp_15_r20/external/llvm/lib/IR/ |
H A D | AutoUpgrade.cpp | 525 unsigned ShiftVal = cast<llvm::ConstantInt>(Shift)->getZExtValue(); in UpgradeX86PALIGNRIntrinsics() local
|