Home
last modified time | relevance | path

Searched defs:RLAR (Results 1 – 25 of 36) sorted by relevance

12

/btstack/port/stm32-f4discovery-usb/Drivers/CMSIS/Core/Include/
H A Dmpu_armv8.h109 uint32_t RLAR; /*!< Region Limit Address Register value */ member
H A Dcore_armv8mbl.h830 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register… member
938 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register… member
H A Dcore_cm23.h905 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register… member
1013 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register… member
/btstack/port/stm32-f4discovery-cc256x/Drivers/CMSIS/Include/
H A Dmpu_armv8.h109 uint32_t RLAR; /*!< Region Limit Address Register value */ member
H A Dcore_armv8mbl.h830 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register… member
938 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register… member
H A Dcore_cm23.h905 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register… member
1013 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register… member
/btstack/port/stm32-l451-miromico-sx1280/Drivers/CMSIS/Include/
H A Dmpu_armv8.h109 uint32_t RLAR; /*!< Region Limit Address Register value */ member
H A Dcore_armv8mbl.h830 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register… member
938 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register… member
H A Dcore_cm23.h905 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register… member
1013 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register… member
H A Dcore_armv8mml.h1492 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register… member
1606 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register… member
H A Dcore_cm33.h1567 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register… member
1681 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register… member
/btstack/port/renesas-ek-ra6m4a-da14531/e2-project/ra/arm/CMSIS_5/CMSIS/Core/Include/
H A Dmpu_armv8.h124 uint32_t RLAR; /*!< Region Limit Address Register value */ member
H A Dcore_armv8mbl.h832 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register… member
940 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register… member
H A Dcore_cm23.h907 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register… member
1015 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register… member
/btstack/port/stm32-f4discovery-usb/Drivers/CMSIS/Include/
H A Dmpu_armv8.h109 uint32_t RLAR; /*!< Region Limit Address Register value */ member
H A Dcore_armv8mbl.h830 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register… member
938 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register… member
H A Dcore_cm23.h905 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register… member
1013 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register… member
H A Dcore_cm33.h1567 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register… member
1681 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register… member
/btstack/port/stm32-l476rg-nucleo-sx1280/Drivers/CMSIS/Include/
H A Dmpu_armv8.h124 uint32_t RLAR; /*!< Region Limit Address Register value */ member
H A Dcore_armv8mbl.h830 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register… member
938 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register… member
H A Dcore_cm23.h905 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register… member
1013 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register… member
H A Dcore_armv8mml.h1397 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register… member
1511 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register… member
H A Dcore_cm33.h1472 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register… member
1586 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register… member
/btstack/port/renesas-tb-s1ja-cc256x/template/btstack_example/synergy/ssp/inc/bsp/cmsis/Include/
H A Dcore_armv8mbl.h884 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register… member
985 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register… member
H A Dcore_cm23.h884 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register… member
985 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register… member

12