Home
last modified time | relevance | path

Searched defs:RCC_CFGR_PPRE2_DIV8 (Results 1 – 25 of 27) sorted by relevance

12

/btstack/port/stm32-f4discovery-usb/Drivers/CMSIS/Device/ST/STM32F4xx/Include/
H A Dstm32f410rx.h4388 #define RCC_CFGR_PPRE2_DIV8 0x0000C000U /*!< HCLK divided by… macro
H A Dstm32f410tx.h4368 #define RCC_CFGR_PPRE2_DIV8 0x0000C000U /*!< HCLK divided by… macro
H A Dstm32f410cx.h4384 #define RCC_CFGR_PPRE2_DIV8 0x0000C000U /*!< HCLK divided by… macro
H A Dstm32f411xe.h4041 #define RCC_CFGR_PPRE2_DIV8 0x0000C000U /*!< HCLK divided by… macro
H A Dstm32f401xe.h4032 #define RCC_CFGR_PPRE2_DIV8 0x0000C000U /*!< HCLK divided by… macro
H A Dstm32f401xc.h4032 #define RCC_CFGR_PPRE2_DIV8 0x0000C000U /*!< HCLK divided by… macro
H A Dstm32f412cx.h8461 #define RCC_CFGR_PPRE2_DIV8 0x0000C000U /*!< HCLK divided by… macro
H A Dstm32f415xx.h9563 #define RCC_CFGR_PPRE2_DIV8 0x0000C000U /*!< HCLK divided by… macro
H A Dstm32f412zx.h9395 #define RCC_CFGR_PPRE2_DIV8 0x0000C000U /*!< HCLK divided by… macro
H A Dstm32f412vx.h9393 #define RCC_CFGR_PPRE2_DIV8 0x0000C000U /*!< HCLK divided by… macro
H A Dstm32f412rx.h9389 #define RCC_CFGR_PPRE2_DIV8 0x0000C000U /*!< HCLK divided by… macro
H A Dstm32f405xx.h9298 #define RCC_CFGR_PPRE2_DIV8 0x0000C000U /*!< HCLK divided by… macro
H A Dstm32f417xx.h9860 #define RCC_CFGR_PPRE2_DIV8 0x0000C000U /*!< HCLK divided by… macro
H A Dstm32f407xx.h9598 #define RCC_CFGR_PPRE2_DIV8 0x0000C000U /*!< HCLK divided by… macro
H A Dstm32f446xx.h10214 #define RCC_CFGR_PPRE2_DIV8 0x0000C000U /*!< HCLK divided by… macro
H A Dstm32f413xx.h9629 #define RCC_CFGR_PPRE2_DIV8 0x0000C000U /*!< HCLK divided by… macro
H A Dstm32f423xx.h9665 #define RCC_CFGR_PPRE2_DIV8 0x0000C000U /*!< HCLK divided by… macro
H A Dstm32f427xx.h10317 #define RCC_CFGR_PPRE2_DIV8 0x0000C000U /*!< HCLK divided by… macro
H A Dstm32f437xx.h10596 #define RCC_CFGR_PPRE2_DIV8 0x0000C000U /*!< HCLK divided by… macro
H A Dstm32f429xx.h10661 #define RCC_CFGR_PPRE2_DIV8 0x0000C000U /*!< HCLK divided by… macro
H A Dstm32f439xx.h10935 #define RCC_CFGR_PPRE2_DIV8 0x0000C000U /*!< HCLK divided by… macro
/btstack/port/stm32-l073rz-nucleo-em9304/Drivers/CMSIS/Device/ST/STM32L0xx/Include/
H A Dstm32l073xx.h3968 #define RCC_CFGR_PPRE2_DIV8 (0x00003000U) /*!< HCLK divided by… macro
/btstack/port/stm32-f4discovery-cc256x/Drivers/CMSIS/Device/ST/STM32F4xx/Include/
H A Dstm32f407xx.h9614 #define RCC_CFGR_PPRE2_DIV8 0x0000C000U /*!< HCLK divided by… macro
/btstack/port/stm32-l451-miromico-sx1280/Drivers/CMSIS/Device/ST/STM32L4xx/Include/
H A Dstm32l451xx.h9603 #define RCC_CFGR_PPRE2_DIV8 (0x00003000UL) /*!< HCLK divided by… macro
/btstack/port/stm32-l476rg-nucleo-sx1280/Drivers/CMSIS/Device/ST/STM32L4xx/Include/
H A Dstm32l476xx.h10704 #define RCC_CFGR_PPRE2_DIV8 (0x00003000UL) /*!< HCLK divided by… macro

12