Home
last modified time | relevance | path

Searched defs:RCC_CFGR_HPRE_DIV2 (Results 1 – 25 of 27) sorted by relevance

12

/btstack/port/stm32-f4discovery-usb/Drivers/CMSIS/Device/ST/STM32F4xx/Include/
H A Dstm32f410rx.h4346 #define RCC_CFGR_HPRE_DIV2 0x00000080U /*!< SYSCLK divided … macro
H A Dstm32f410tx.h4330 #define RCC_CFGR_HPRE_DIV2 0x00000080U /*!< SYSCLK divided … macro
H A Dstm32f410cx.h4346 #define RCC_CFGR_HPRE_DIV2 0x00000080U /*!< SYSCLK divided … macro
H A Dstm32f411xe.h4007 #define RCC_CFGR_HPRE_DIV2 0x00000080U /*!< SYSCLK divided … macro
H A Dstm32f401xe.h3998 #define RCC_CFGR_HPRE_DIV2 0x00000080U /*!< SYSCLK divided … macro
H A Dstm32f401xc.h3998 #define RCC_CFGR_HPRE_DIV2 0x00000080U /*!< SYSCLK divided … macro
H A Dstm32f412cx.h8427 #define RCC_CFGR_HPRE_DIV2 0x00000080U /*!< SYSCLK divided … macro
H A Dstm32f415xx.h9529 #define RCC_CFGR_HPRE_DIV2 0x00000080U /*!< SYSCLK divided … macro
H A Dstm32f412zx.h9361 #define RCC_CFGR_HPRE_DIV2 0x00000080U /*!< SYSCLK divided … macro
H A Dstm32f412vx.h9359 #define RCC_CFGR_HPRE_DIV2 0x00000080U /*!< SYSCLK divided … macro
H A Dstm32f412rx.h9355 #define RCC_CFGR_HPRE_DIV2 0x00000080U /*!< SYSCLK divided … macro
H A Dstm32f405xx.h9264 #define RCC_CFGR_HPRE_DIV2 0x00000080U /*!< SYSCLK divided … macro
H A Dstm32f417xx.h9826 #define RCC_CFGR_HPRE_DIV2 0x00000080U /*!< SYSCLK divided … macro
H A Dstm32f407xx.h9564 #define RCC_CFGR_HPRE_DIV2 0x00000080U /*!< SYSCLK divided … macro
H A Dstm32f446xx.h10180 #define RCC_CFGR_HPRE_DIV2 0x00000080U /*!< SYSCLK divided … macro
H A Dstm32f413xx.h9595 #define RCC_CFGR_HPRE_DIV2 0x00000080U /*!< SYSCLK divided … macro
H A Dstm32f423xx.h9631 #define RCC_CFGR_HPRE_DIV2 0x00000080U /*!< SYSCLK divided … macro
H A Dstm32f427xx.h10283 #define RCC_CFGR_HPRE_DIV2 0x00000080U /*!< SYSCLK divided … macro
H A Dstm32f437xx.h10562 #define RCC_CFGR_HPRE_DIV2 0x00000080U /*!< SYSCLK divided … macro
H A Dstm32f429xx.h10627 #define RCC_CFGR_HPRE_DIV2 0x00000080U /*!< SYSCLK divided … macro
H A Dstm32f439xx.h10901 #define RCC_CFGR_HPRE_DIV2 0x00000080U /*!< SYSCLK divided … macro
/btstack/port/stm32-l073rz-nucleo-em9304/Drivers/CMSIS/Device/ST/STM32L0xx/Include/
H A Dstm32l073xx.h3934 #define RCC_CFGR_HPRE_DIV2 (0x00000080U) /*!< SYSCLK divided … macro
/btstack/port/stm32-f4discovery-cc256x/Drivers/CMSIS/Device/ST/STM32F4xx/Include/
H A Dstm32f407xx.h9580 #define RCC_CFGR_HPRE_DIV2 0x00000080U /*!< SYSCLK divided … macro
/btstack/port/stm32-l451-miromico-sx1280/Drivers/CMSIS/Device/ST/STM32L4xx/Include/
H A Dstm32l451xx.h9569 #define RCC_CFGR_HPRE_DIV2 (0x00000080UL) /*!< SYSCLK divided … macro
/btstack/port/stm32-l476rg-nucleo-sx1280/Drivers/CMSIS/Device/ST/STM32L4xx/Include/
H A Dstm32l476xx.h10670 #define RCC_CFGR_HPRE_DIV2 (0x00000080UL) /*!< SYSCLK divided … macro

12