| /aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/GlobalISel/ |
| H A D | LegalizerHelper.cpp | 1104 unsigned OpIdx, unsigned ExtOpcode) { in widenScalarSrc()
1128 unsigned OpIdx, unsigned ExtOpcode) { in narrowScalarDst()
1771 unsigned ExtOpcode = CmpInst::isSigned(static_cast<CmpInst::Predicate>( in widenScalar() local
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineShifts.cpp | 747 auto ExtOpcode = (I.getOpcode() == Instruction::AShr) ? Instruction::SExt in FoldShiftByConstant() local
|
| H A D | InstCombineSelect.cpp | 2021 auto ExtOpcode = ExtInst->getOpcode(); in foldSelectExtConst() local
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/CodeGen/GlobalISel/ |
| H A D | LegalizerHelper.cpp | 1440 unsigned OpIdx, unsigned ExtOpcode) { in widenScalarSrc()
1463 unsigned OpIdx, unsigned ExtOpcode) { in narrowScalarDst()
1847 unsigned ExtOpcode; in widenScalarAddSubOverflow() local
2441 unsigned ExtOpcode = CmpInst::isSigned(static_cast<CmpInst::Predicate>( in widenScalar() local
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineSelect.cpp | 1882 auto ExtOpcode = ExtInst->getOpcode(); in foldSelectExtConst() local
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPURegisterBankInfo.cpp | 1730 unpackV2S16ToS32(MachineIRBuilder &B, Register Src, unsigned ExtOpcode) { in unpackV2S16ToS32()
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 4344 unsigned ExtOpcode) { in addRequiredExtensionForVectorMULL()
5430 unsigned ExtOpcode = IsSigned ? ISD::SIGN_EXTEND : ISD::ZERO_EXTEND; in LowerMGATHER() local
5520 unsigned ExtOpcode = IsSigned ? ISD::SIGN_EXTEND : ISD::ZERO_EXTEND; in LowerMSCATTER() local
15167 unsigned ExtOpcode = Op0.getOpcode(); in performVecReduceAddCombine() local
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | DAGCombiner.cpp | 11386 auto ExtOpcode = IsSigned ? ISD::SIGN_EXTEND : ISD::ZERO_EXTEND; in visitVSELECT() local
11709 static bool isCompatibleLoad(SDValue N, unsigned ExtOpcode) { in isCompatibleLoad()
12355 unsigned ExtOpcode = IsSignedCmp ? ISD::SIGN_EXTEND : ISD::ZERO_EXTEND; in foldSextSetcc() local
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/SystemZ/ |
| H A D | SystemZISelLowering.cpp | 6780 unsigned ExtOpcode = in combineINT_TO_FP() local
|
| /aosp_15_r20/external/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 2109 unsigned ExtOpcode) { in addRequiredExtensionForVectorMULL()
|
| /aosp_15_r20/external/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 6530 unsigned ExtOpcode) { in AddRequiredExtensionForVMULL()
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 2757 unsigned ExtOpcode) { in addRequiredExtensionForVectorMULL()
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 3934 unsigned ExtOpcode = Op.getOpcode() == ISD::UINT_TO_FP in LowerOperation() local
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 8452 unsigned ExtOpcode) { in AddRequiredExtensionForVMULL()
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | DAGCombiner.cpp | 8946 auto ExtOpcode = IsSigned ? ISD::SIGN_EXTEND : ISD::ZERO_EXTEND; in visitVSELECT() local
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 9425 unsigned ExtOpcode) { in AddRequiredExtensionForVMULL()
|
| /aosp_15_r20/external/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 16235 unsigned ExtOpcode = Ld->getExtensionType() == ISD::ZEXTLOAD ? in LowerExtended1BitVectorLoad() local
|