History log of /XiangShan/src/main/scala/xiangshan/frontend/newRAS.scala (Results 1 – 23 of 23)
Revision Date Author Comments
# 9928cec7 02-Mar-2025 zhou tao <[email protected]>

feat(RAS): change the stall mechanism upon return stack overflow to dynamically disable the return stack. (#4317)

1. Predictor pipeline stalls exhibit poor fault tolerance.
2. Speculative queue over

feat(RAS): change the stall mechanism upon return stack overflow to dynamically disable the return stack. (#4317)

1. Predictor pipeline stalls exhibit poor fault tolerance.
2. Speculative queue overflow (requiring 32 uncommitted call/return
instructions) is an extreme scenario where disabling return stack
prediction incurs negligible performance impact.
3. Queue overflow often indicates recursion. In such cases, using
top-of-stack data (static return addresses) may outperform IT-TAGE
predictions despite disabled return stack.

show more ...


# d1394225 27-Jan-2025 zhou tao <[email protected]>

fix(RAS): adjust the signal judgment of isCall and isRet during redirection (#4232)

If the instruction is invalid, the corresponding pre-decoding
information should be 0. Because when the IFU module

fix(RAS): adjust the signal judgment of isCall and isRet during redirection (#4232)

If the instruction is invalid, the corresponding pre-decoding
information should be 0. Because when the IFU module detects a
prediction error, the misOffset issued may not correspond to a valid
instruction.

show more ...


# 8b33cd30 13-Dec-2024 klin02 <[email protected]>

feat(XSLog): move all XSLog outside WhenContext for collection

As data in WhenContext is not acessible in another module. To support
XSLog collection, we move all XSLog and related signal outside
Wh

feat(XSLog): move all XSLog outside WhenContext for collection

As data in WhenContext is not acessible in another module. To support
XSLog collection, we move all XSLog and related signal outside
WhenContext. For example, when(cond1){XSDebug(cond2, pable)} to
XSDebug(cond1 && cond2, pable)

show more ...


# a6696f06 18-Dec-2024 zhou tao <[email protected]>

fix(RAS): bos pointer needs to be updated when the instruction is committed (#4048)

During reset, the update registers related to the return stack are not
reset. At the same time, the update of the

fix(RAS): bos pointer needs to be updated when the instruction is committed (#4048)

During reset, the update registers related to the return stack are not
reset. At the same time, the update of the update register value is
subject to some signal restrictions, resulting in the BOS pointer being
updated incorrectly with the old value.

show more ...


# 03426fe2 19-Nov-2024 pengxiao <[email protected]>

power(bpu): optimize CGE of bpu/predictors_io_update (#3579)

Bpu: Optimize CGE of bpu/predictors_io_update by moving update regs into
predictors, except for the update PC

---------

Co-authore

power(bpu): optimize CGE of bpu/predictors_io_update (#3579)

Bpu: Optimize CGE of bpu/predictors_io_update by moving update regs into
predictors, except for the update PC

---------

Co-authored-by: pengxiao <[email protected]>

show more ...


# c49ebec8 18-Nov-2024 Haoyuan Feng <[email protected]>

docs: add acknowledgements (#3861)


# c3d62b63 28-Oct-2024 Easton Man <[email protected]>

style(frontend): manually wrap some line (#3791)


# a6da5363 28-Oct-2024 zhou tao <[email protected]>

RAS: add assertions to facilitate debugging (#3653)


# cf7d6b7a 25-Oct-2024 Muzi <[email protected]>

style(Frontend): use scalafmt formatting frontend (#3370)

Format frontend according to the scalafmt file drafted in #3061.


# c6a44c35 25-Sep-2024 my-mayfly <[email protected]>

fix(BPU): adjust s3 target when fallThroughErr signal is high (#3636)

1. adjust S3 target address selection.


# a1c30bb9 23-Sep-2024 my-mayfly <[email protected]>

fix(BPU): adjust fallThroughErr signal usage strategy (#3627)


# c776f0d5 09-Sep-2024 my-mayfly <[email protected]>

fix(RAS): correct the Call and Ret signals during redirection, and modify the blocking mechanism of RAS. (#3514)

1. RAS: relax the conditions for unblocking the speculative queue after
it has been

fix(RAS): correct the Call and Ret signals during redirection, and modify the blocking mechanism of RAS. (#3514)

1. RAS: relax the conditions for unblocking the speculative queue after
it has been blocked
2. FTQ: correct the pre-decode information sent to the RAS

show more ...


# a8810fc6 17-Aug-2024 my-mayfly <[email protected]>

RAS: Block BPU prediction when the speculative queue is about to overflow (#3389)


# 6ab9d8a1 02-Aug-2024 my-mayfly <[email protected]>

RAS: Restore the speculative stack overflow judgment code

Overflow handling is not perfect, and a single overflow-related
modification may cause negative effects. Restore the original overflow
jud

RAS: Restore the speculative stack overflow judgment code

Overflow handling is not perfect, and a single overflow-related
modification may cause negative effects. Restore the original overflow
judgment logic.

show more ...


# e3da8bad 22-Jul-2024 Tang Haojin <[email protected]>

build: purge chisel 3 and add deprecation check (#3250)


# e3704ae5 19-Jul-2024 my-mayfly <[email protected]>

RAS: modify the NOS pointer write value during redirection (#3237)

Fix NOS update error when redirecting ret instruction, and correct the
bit width of sctr.


# e658745a 14-Jul-2024 my-mayfly <[email protected]>

RAS: Fixed the bottom update issue of the speculative stack (#3194)

Modify the update strategy of the BOS pointer, because the TOSW+1 item
in the speculation stack is not committed during commit pu

RAS: Fixed the bottom update issue of the speculative stack (#3194)

Modify the update strategy of the BOS pointer, because the TOSW+1 item
in the speculation stack is not committed during commit push.

show more ...


# deb3a97e 22-Mar-2024 Gao-Zeyu <[email protected]>

ftq: cut ftq area (#2806)

ftb_entry_mem:
full ftb_entry: reg->sram;
origin reg: dlt valid/lower/tarStat/pftAddr/carry/last_may_be_rvi_call/always_taken

ftq_meta_1r_sram:
dlt Tage_SC: sc

ftq: cut ftq area (#2806)

ftb_entry_mem:
full ftb_entry: reg->sram;
origin reg: dlt valid/lower/tarStat/pftAddr/carry/last_may_be_rvi_call/always_taken

ftq_meta_1r_sram:
dlt Tage_SC: scMeta-tageTakens/scUsed/providerResps-unconf/altDiffers/takens;
dlt ITTage: altDiffers/taken
dlt uFTB: pred_way
dlt RAS: sctr/TOSR/NOS

ftq_redirect_sram->ftq_redirect_mem

Co-authored-by: chenguokai <[email protected]>

show more ...


# 7af6acb0 17-Apr-2024 Easton Man <[email protected]>

BPU: add clock gating (#2733)

Co-authored-by: Liang Sen <[email protected]>


# 77bef50a 25-Oct-2023 Guokai Chen <[email protected]>

RAS: fix counter size (#2399)

* RAS: fix counter size

* RAS: reduce counter width


# 8891a219 08-Oct-2023 Yinan Xu <[email protected]>

Bump rocket-chip (#2353)


# 935edac4 21-Sep-2023 Tang Haojin <[email protected]>

chore: remove deprecated brackets, APIs, etc. (#2321)


# c89b4642 19-Sep-2023 Guokai Chen <[email protected]>

New RAS design (#2292)

By introducing non-volatile queue for specutive states, RAS avoids entry pollution

Co-authored-by: Easton Man <[email protected]>