#
c3174e61 |
| 21-Jun-2020 |
ZhangZifei <[email protected]> |
fix(EXUIO.redirect): remove ExuInput.redirect to ExuIO.redirect
1. remove ExuInput.redirect to ExuIO.redirect for input redirect don't need waiting for function unit's in.valid. 2. remove ExuOutput.
fix(EXUIO.redirect): remove ExuInput.redirect to ExuIO.redirect
1. remove ExuInput.redirect to ExuIO.redirect for input redirect don't need waiting for function unit's in.valid. 2. remove ExuOutput.redirect for redirect is only generate by brq and roq. ALU/BRU.bj instr only need generate target and send to brq.
show more ...
|
#
9ee0fcae |
| 20-Jun-2020 |
LinJiawei <[email protected]> |
Rename: add regfile read address into Input
|
#
57c4f8d6 |
| 20-Jun-2020 |
LinJiawei <[email protected]> |
Rename: send phy-reg status(rdy/busy) to dispatch-2
|
#
3e254c8b |
| 20-Jun-2020 |
Yinan Xu <[email protected]> |
backend,dispatch: add dispatch1 & dispatch queue
|
#
296e7422 |
| 19-Jun-2020 |
LinJiawei <[email protected]> |
Add roq walk signal. Fix issue queue bypass logic.
|
#
9a2e6b8a |
| 18-Jun-2020 |
LinJiawei <[email protected]> |
Adjust pipeline, refactor EXU, IssueQueue
|
#
5844fcf0 |
| 16-Jun-2020 |
LinJiawei <[email protected]> |
Initially completed the module interface design
|
#
1e3fad10 |
| 13-Jun-2020 |
LinJiawei <[email protected]> |
Initial Commit of XiangShan CPU
Use fake Icache to fetch 8 instructions per cycle.
|