1*150812a8SEvalZero /*
2*150812a8SEvalZero * Copyright (c) 2015 - 2018, Nordic Semiconductor ASA
3*150812a8SEvalZero * All rights reserved.
4*150812a8SEvalZero *
5*150812a8SEvalZero * Redistribution and use in source and binary forms, with or without
6*150812a8SEvalZero * modification, are permitted provided that the following conditions are met:
7*150812a8SEvalZero *
8*150812a8SEvalZero * 1. Redistributions of source code must retain the above copyright notice, this
9*150812a8SEvalZero * list of conditions and the following disclaimer.
10*150812a8SEvalZero *
11*150812a8SEvalZero * 2. Redistributions in binary form must reproduce the above copyright
12*150812a8SEvalZero * notice, this list of conditions and the following disclaimer in the
13*150812a8SEvalZero * documentation and/or other materials provided with the distribution.
14*150812a8SEvalZero *
15*150812a8SEvalZero * 3. Neither the name of the copyright holder nor the names of its
16*150812a8SEvalZero * contributors may be used to endorse or promote products derived from this
17*150812a8SEvalZero * software without specific prior written permission.
18*150812a8SEvalZero *
19*150812a8SEvalZero * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
20*150812a8SEvalZero * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
21*150812a8SEvalZero * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
22*150812a8SEvalZero * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
23*150812a8SEvalZero * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
24*150812a8SEvalZero * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
25*150812a8SEvalZero * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
26*150812a8SEvalZero * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
27*150812a8SEvalZero * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
28*150812a8SEvalZero * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
29*150812a8SEvalZero * POSSIBILITY OF SUCH DAMAGE.
30*150812a8SEvalZero */
31*150812a8SEvalZero
32*150812a8SEvalZero #ifndef NRFX_QDEC_H__
33*150812a8SEvalZero #define NRFX_QDEC_H__
34*150812a8SEvalZero
35*150812a8SEvalZero #include <nrfx.h>
36*150812a8SEvalZero #include <hal/nrf_qdec.h>
37*150812a8SEvalZero
38*150812a8SEvalZero #ifdef __cplusplus
39*150812a8SEvalZero extern "C" {
40*150812a8SEvalZero #endif
41*150812a8SEvalZero
42*150812a8SEvalZero /**
43*150812a8SEvalZero * @defgroup nrfx_qdec QDEC driver
44*150812a8SEvalZero * @{
45*150812a8SEvalZero * @ingroup nrf_qdec
46*150812a8SEvalZero * @brief Quadrature Decoder (QDEC) peripheral driver.
47*150812a8SEvalZero */
48*150812a8SEvalZero
49*150812a8SEvalZero /**@brief QDEC configuration structure.*/
50*150812a8SEvalZero typedef struct
51*150812a8SEvalZero {
52*150812a8SEvalZero nrf_qdec_reportper_t reportper; /**< Report period in samples. */
53*150812a8SEvalZero nrf_qdec_sampleper_t sampleper; /**< Sampling period in microseconds. */
54*150812a8SEvalZero uint32_t psela; /**< Pin number for A input. */
55*150812a8SEvalZero uint32_t pselb; /**< Pin number for B input. */
56*150812a8SEvalZero uint32_t pselled; /**< Pin number for LED output. */
57*150812a8SEvalZero uint32_t ledpre; /**< Time (in microseconds) how long LED is switched on before sampling. */
58*150812a8SEvalZero nrf_qdec_ledpol_t ledpol; /**< Active LED polarity. */
59*150812a8SEvalZero bool dbfen; /**< State of debouncing filter. */
60*150812a8SEvalZero bool sample_inten; /**< Enabling sample ready interrupt. */
61*150812a8SEvalZero uint8_t interrupt_priority; /**< QDEC interrupt priority. */
62*150812a8SEvalZero } nrfx_qdec_config_t;
63*150812a8SEvalZero
64*150812a8SEvalZero /**@brief QDEC default configuration. */
65*150812a8SEvalZero #define NRFX_QDEC_DEFAULT_CONFIG \
66*150812a8SEvalZero { \
67*150812a8SEvalZero .reportper = (nrf_qdec_reportper_t)NRFX_QDEC_CONFIG_REPORTPER, \
68*150812a8SEvalZero .sampleper = (nrf_qdec_sampleper_t)NRFX_QDEC_CONFIG_SAMPLEPER, \
69*150812a8SEvalZero .psela = NRFX_QDEC_CONFIG_PIO_A, \
70*150812a8SEvalZero .pselb = NRFX_QDEC_CONFIG_PIO_B, \
71*150812a8SEvalZero .pselled = NRFX_QDEC_CONFIG_PIO_LED, \
72*150812a8SEvalZero .ledpre = NRFX_QDEC_CONFIG_LEDPRE, \
73*150812a8SEvalZero .ledpol = (nrf_qdec_ledpol_t)NRFX_QDEC_CONFIG_LEDPOL, \
74*150812a8SEvalZero .interrupt_priority = NRFX_QDEC_CONFIG_IRQ_PRIORITY, \
75*150812a8SEvalZero .dbfen = NRFX_QDEC_CONFIG_DBFEN, \
76*150812a8SEvalZero .sample_inten = NRFX_QDEC_CONFIG_SAMPLE_INTEN \
77*150812a8SEvalZero }
78*150812a8SEvalZero
79*150812a8SEvalZero /**@brief QDEC sample event data.*/
80*150812a8SEvalZero typedef struct
81*150812a8SEvalZero {
82*150812a8SEvalZero int8_t value; /**< Sample value. */
83*150812a8SEvalZero } nrfx_qdec_sample_data_evt_t;
84*150812a8SEvalZero
85*150812a8SEvalZero /**@brief QDEC report event data.*/
86*150812a8SEvalZero typedef struct
87*150812a8SEvalZero {
88*150812a8SEvalZero int16_t acc; /**< Accumulated transitions. */
89*150812a8SEvalZero uint16_t accdbl; /**< Accumulated double transitions. */
90*150812a8SEvalZero } nrfx_qdec_report_data_evt_t;
91*150812a8SEvalZero
92*150812a8SEvalZero /**@brief QDEC event handler structure. */
93*150812a8SEvalZero typedef struct
94*150812a8SEvalZero {
95*150812a8SEvalZero nrf_qdec_event_t type;
96*150812a8SEvalZero union
97*150812a8SEvalZero {
98*150812a8SEvalZero nrfx_qdec_sample_data_evt_t sample; /**< Sample event data. */
99*150812a8SEvalZero nrfx_qdec_report_data_evt_t report; /**< Report event data. */
100*150812a8SEvalZero } data;
101*150812a8SEvalZero } nrfx_qdec_event_t;
102*150812a8SEvalZero
103*150812a8SEvalZero /**@brief QDEC event handler.
104*150812a8SEvalZero * @param[in] event QDEC event structure.
105*150812a8SEvalZero */
106*150812a8SEvalZero typedef void (*nrfx_qdec_event_handler_t)(nrfx_qdec_event_t event);
107*150812a8SEvalZero
108*150812a8SEvalZero /**@brief Function for initializing QDEC.
109*150812a8SEvalZero *
110*150812a8SEvalZero * @param[in] p_config Pointer to the structure with initial configuration.
111*150812a8SEvalZero * @param[in] event_handler Event handler provided by the user.
112*150812a8SEvalZero * Must not be NULL.
113*150812a8SEvalZero *
114*150812a8SEvalZero * @retval NRFX_SUCCESS If initialization was successful.
115*150812a8SEvalZero * @retval NRFX_ERROR_INVALID_STATE If QDEC was already initialized.
116*150812a8SEvalZero */
117*150812a8SEvalZero nrfx_err_t nrfx_qdec_init(nrfx_qdec_config_t const * p_config,
118*150812a8SEvalZero nrfx_qdec_event_handler_t event_handler);
119*150812a8SEvalZero
120*150812a8SEvalZero /**@brief Function for uninitializing QDEC.
121*150812a8SEvalZero * @note Function asserts if module is uninitialized.
122*150812a8SEvalZero */
123*150812a8SEvalZero void nrfx_qdec_uninit(void);
124*150812a8SEvalZero
125*150812a8SEvalZero /**@brief Function for enabling QDEC.
126*150812a8SEvalZero * @note Function asserts if module is uninitialized or enabled.
127*150812a8SEvalZero */
128*150812a8SEvalZero void nrfx_qdec_enable(void);
129*150812a8SEvalZero
130*150812a8SEvalZero /**@brief Function for disabling QDEC.
131*150812a8SEvalZero * @note Function asserts if module is uninitialized or disabled.
132*150812a8SEvalZero */
133*150812a8SEvalZero void nrfx_qdec_disable(void);
134*150812a8SEvalZero
135*150812a8SEvalZero /**@brief Function for reading accumulated transitions QDEC.
136*150812a8SEvalZero * @note Function asserts if module is not enabled.
137*150812a8SEvalZero * @note Accumulators are cleared after reading.
138*150812a8SEvalZero *
139*150812a8SEvalZero * @param[out] p_acc Pointer to store accumulated transitions.
140*150812a8SEvalZero * @param[out] p_accdbl Pointer to store accumulated double transitions.
141*150812a8SEvalZero */
142*150812a8SEvalZero void nrfx_qdec_accumulators_read(int16_t * p_acc, int16_t * p_accdbl);
143*150812a8SEvalZero
144*150812a8SEvalZero /**
145*150812a8SEvalZero * @brief Function for returning the address of a specific QDEC task.
146*150812a8SEvalZero *
147*150812a8SEvalZero * @param task QDEC task.
148*150812a8SEvalZero *
149*150812a8SEvalZero * @return Task address.
150*150812a8SEvalZero */
nrfx_qdec_task_address_get(nrf_qdec_task_t task)151*150812a8SEvalZero __STATIC_INLINE uint32_t nrfx_qdec_task_address_get(nrf_qdec_task_t task)
152*150812a8SEvalZero {
153*150812a8SEvalZero return (uint32_t)nrf_qdec_task_address_get(task);
154*150812a8SEvalZero }
155*150812a8SEvalZero
156*150812a8SEvalZero /**
157*150812a8SEvalZero * @brief Function for returning the address of a specific QDEC event.
158*150812a8SEvalZero *
159*150812a8SEvalZero * @param event QDEC event.
160*150812a8SEvalZero *
161*150812a8SEvalZero * @return Event address.
162*150812a8SEvalZero */
nrfx_qdec_event_address_get(nrf_qdec_event_t event)163*150812a8SEvalZero __STATIC_INLINE uint32_t nrfx_qdec_event_address_get(nrf_qdec_event_t event)
164*150812a8SEvalZero {
165*150812a8SEvalZero return (uint32_t)nrf_qdec_event_address_get(event);
166*150812a8SEvalZero }
167*150812a8SEvalZero
168*150812a8SEvalZero
169*150812a8SEvalZero void nrfx_qdec_irq_handler(void);
170*150812a8SEvalZero
171*150812a8SEvalZero /** @} */
172*150812a8SEvalZero
173*150812a8SEvalZero #ifdef __cplusplus
174*150812a8SEvalZero }
175*150812a8SEvalZero #endif
176*150812a8SEvalZero
177*150812a8SEvalZero #endif // NRFX_QDEC_H__
178