xref: /btstack/port/msp432p401lp-cc256x/ti/devices/msp432p4xx/driverlib/mpu.c (revision 5fd0122a3e19d95e11e1f3eb8a08a2b2acb2557e)
1*5fd0122aSMatthias Ringwald /* --COPYRIGHT--,BSD
2*5fd0122aSMatthias Ringwald  * Copyright (c) 2017, Texas Instruments Incorporated
3*5fd0122aSMatthias Ringwald  * All rights reserved.
4*5fd0122aSMatthias Ringwald  *
5*5fd0122aSMatthias Ringwald  * Redistribution and use in source and binary forms, with or without
6*5fd0122aSMatthias Ringwald  * modification, are permitted provided that the following conditions
7*5fd0122aSMatthias Ringwald  * are met:
8*5fd0122aSMatthias Ringwald  *
9*5fd0122aSMatthias Ringwald  * *  Redistributions of source code must retain the above copyright
10*5fd0122aSMatthias Ringwald  *    notice, this list of conditions and the following disclaimer.
11*5fd0122aSMatthias Ringwald  *
12*5fd0122aSMatthias Ringwald  * *  Redistributions in binary form must reproduce the above copyright
13*5fd0122aSMatthias Ringwald  *    notice, this list of conditions and the following disclaimer in the
14*5fd0122aSMatthias Ringwald  *    documentation and/or other materials provided with the distribution.
15*5fd0122aSMatthias Ringwald  *
16*5fd0122aSMatthias Ringwald  * *  Neither the name of Texas Instruments Incorporated nor the names of
17*5fd0122aSMatthias Ringwald  *    its contributors may be used to endorse or promote products derived
18*5fd0122aSMatthias Ringwald  *    from this software without specific prior written permission.
19*5fd0122aSMatthias Ringwald  *
20*5fd0122aSMatthias Ringwald  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
21*5fd0122aSMatthias Ringwald  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
22*5fd0122aSMatthias Ringwald  * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
23*5fd0122aSMatthias Ringwald  * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
24*5fd0122aSMatthias Ringwald  * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
25*5fd0122aSMatthias Ringwald  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
26*5fd0122aSMatthias Ringwald  * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
27*5fd0122aSMatthias Ringwald  * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
28*5fd0122aSMatthias Ringwald  * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
29*5fd0122aSMatthias Ringwald  * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
30*5fd0122aSMatthias Ringwald  * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
31*5fd0122aSMatthias Ringwald  * --/COPYRIGHT--*/
32*5fd0122aSMatthias Ringwald #include <ti/devices/msp432p4xx/driverlib/debug.h>
33*5fd0122aSMatthias Ringwald #include <ti/devices/msp432p4xx/driverlib/interrupt.h>
34*5fd0122aSMatthias Ringwald #include <ti/devices/msp432p4xx/driverlib/mpu.h>
35*5fd0122aSMatthias Ringwald 
MPU_enableModule(uint32_t mpuConfig)36*5fd0122aSMatthias Ringwald void MPU_enableModule(uint32_t mpuConfig)
37*5fd0122aSMatthias Ringwald {
38*5fd0122aSMatthias Ringwald     //
39*5fd0122aSMatthias Ringwald     // Check the arguments.
40*5fd0122aSMatthias Ringwald     //
41*5fd0122aSMatthias Ringwald     ASSERT(!(mpuConfig & ~(MPU_CONFIG_PRIV_DEFAULT | MPU_CONFIG_HARDFLT_NMI)));
42*5fd0122aSMatthias Ringwald 
43*5fd0122aSMatthias Ringwald     //
44*5fd0122aSMatthias Ringwald     // Set the MPU control bits according to the flags passed by the user,
45*5fd0122aSMatthias Ringwald     // and also set the enable bit.
46*5fd0122aSMatthias Ringwald     //
47*5fd0122aSMatthias Ringwald     MPU->CTRL = mpuConfig | MPU_CTRL_ENABLE_Msk;
48*5fd0122aSMatthias Ringwald }
49*5fd0122aSMatthias Ringwald 
MPU_disableModule(void)50*5fd0122aSMatthias Ringwald void MPU_disableModule(void)
51*5fd0122aSMatthias Ringwald {
52*5fd0122aSMatthias Ringwald     //
53*5fd0122aSMatthias Ringwald     // Turn off the MPU enable bit.
54*5fd0122aSMatthias Ringwald     //
55*5fd0122aSMatthias Ringwald     MPU->CTRL &= ~MPU_CTRL_ENABLE_Msk;
56*5fd0122aSMatthias Ringwald 
57*5fd0122aSMatthias Ringwald }
58*5fd0122aSMatthias Ringwald 
MPU_getRegionCount(void)59*5fd0122aSMatthias Ringwald uint32_t MPU_getRegionCount(void)
60*5fd0122aSMatthias Ringwald {
61*5fd0122aSMatthias Ringwald     //
62*5fd0122aSMatthias Ringwald     // Read the DREGION field of the MPU type register and mask off
63*5fd0122aSMatthias Ringwald     // the bits of interest to get the count of regions.
64*5fd0122aSMatthias Ringwald     //
65*5fd0122aSMatthias Ringwald     return ((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> NVIC_MPU_TYPE_DREGION_S);
66*5fd0122aSMatthias Ringwald }
67*5fd0122aSMatthias Ringwald 
MPU_enableRegion(uint32_t region)68*5fd0122aSMatthias Ringwald void MPU_enableRegion(uint32_t region)
69*5fd0122aSMatthias Ringwald {
70*5fd0122aSMatthias Ringwald     //
71*5fd0122aSMatthias Ringwald     // Check the arguments.
72*5fd0122aSMatthias Ringwald     //
73*5fd0122aSMatthias Ringwald     ASSERT(region < 8);
74*5fd0122aSMatthias Ringwald 
75*5fd0122aSMatthias Ringwald     //
76*5fd0122aSMatthias Ringwald     // Select the region to modify.
77*5fd0122aSMatthias Ringwald     //
78*5fd0122aSMatthias Ringwald     MPU->RNR = region;
79*5fd0122aSMatthias Ringwald 
80*5fd0122aSMatthias Ringwald     //
81*5fd0122aSMatthias Ringwald     // Modify the enable bit in the region attributes.
82*5fd0122aSMatthias Ringwald     //
83*5fd0122aSMatthias Ringwald     MPU->RASR |= MPU_RASR_ENABLE_Msk;
84*5fd0122aSMatthias Ringwald }
85*5fd0122aSMatthias Ringwald 
MPU_disableRegion(uint32_t region)86*5fd0122aSMatthias Ringwald void MPU_disableRegion(uint32_t region)
87*5fd0122aSMatthias Ringwald {
88*5fd0122aSMatthias Ringwald     //
89*5fd0122aSMatthias Ringwald     // Check the arguments.
90*5fd0122aSMatthias Ringwald     //
91*5fd0122aSMatthias Ringwald     ASSERT(region < 8);
92*5fd0122aSMatthias Ringwald 
93*5fd0122aSMatthias Ringwald     //
94*5fd0122aSMatthias Ringwald     // Select the region to modify.
95*5fd0122aSMatthias Ringwald     //
96*5fd0122aSMatthias Ringwald     MPU->RNR = region;
97*5fd0122aSMatthias Ringwald 
98*5fd0122aSMatthias Ringwald     //
99*5fd0122aSMatthias Ringwald     // Modify the enable bit in the region attributes.
100*5fd0122aSMatthias Ringwald     //
101*5fd0122aSMatthias Ringwald     MPU->RASR &= ~MPU_RASR_ENABLE_Msk;
102*5fd0122aSMatthias Ringwald }
103*5fd0122aSMatthias Ringwald 
MPU_setRegion(uint32_t region,uint32_t addr,uint32_t flags)104*5fd0122aSMatthias Ringwald void MPU_setRegion(uint32_t region, uint32_t addr, uint32_t flags)
105*5fd0122aSMatthias Ringwald {
106*5fd0122aSMatthias Ringwald     //
107*5fd0122aSMatthias Ringwald     // Check the arguments.
108*5fd0122aSMatthias Ringwald     //
109*5fd0122aSMatthias Ringwald     ASSERT(region < 8);
110*5fd0122aSMatthias Ringwald 
111*5fd0122aSMatthias Ringwald     //
112*5fd0122aSMatthias Ringwald     // Program the base address, use the region field to select the
113*5fd0122aSMatthias Ringwald     // region at the same time.
114*5fd0122aSMatthias Ringwald     //
115*5fd0122aSMatthias Ringwald     MPU->RBAR = addr | region | MPU_RBAR_VALID_Msk;
116*5fd0122aSMatthias Ringwald 
117*5fd0122aSMatthias Ringwald     //
118*5fd0122aSMatthias Ringwald     // Program the region attributes.  Set the TEX field and the S, C,
119*5fd0122aSMatthias Ringwald     // and B bits to fixed values that are suitable for all Stellaris
120*5fd0122aSMatthias Ringwald     // memory.
121*5fd0122aSMatthias Ringwald     //
122*5fd0122aSMatthias Ringwald     MPU->RASR = (flags & ~(MPU_RASR_TEX_Msk | MPU_RASR_C_Msk)) | MPU_RASR_S_Msk
123*5fd0122aSMatthias Ringwald             | MPU_RASR_B_Msk;
124*5fd0122aSMatthias Ringwald }
125*5fd0122aSMatthias Ringwald 
MPU_getRegion(uint32_t region,uint32_t * addr,uint32_t * pflags)126*5fd0122aSMatthias Ringwald void MPU_getRegion(uint32_t region, uint32_t *addr, uint32_t *pflags)
127*5fd0122aSMatthias Ringwald {
128*5fd0122aSMatthias Ringwald     //
129*5fd0122aSMatthias Ringwald     // Check the arguments.
130*5fd0122aSMatthias Ringwald     //
131*5fd0122aSMatthias Ringwald     ASSERT(region < 8);
132*5fd0122aSMatthias Ringwald     ASSERT(addr);
133*5fd0122aSMatthias Ringwald     ASSERT(pflags);
134*5fd0122aSMatthias Ringwald 
135*5fd0122aSMatthias Ringwald     //
136*5fd0122aSMatthias Ringwald     // Select the region to get.
137*5fd0122aSMatthias Ringwald     //
138*5fd0122aSMatthias Ringwald     MPU->RNR = region;
139*5fd0122aSMatthias Ringwald 
140*5fd0122aSMatthias Ringwald     //
141*5fd0122aSMatthias Ringwald     // Read and store the base address for the region.
142*5fd0122aSMatthias Ringwald     //
143*5fd0122aSMatthias Ringwald     *addr = MPU->RBAR & MPU_RBAR_ADDR_Msk;
144*5fd0122aSMatthias Ringwald 
145*5fd0122aSMatthias Ringwald     //
146*5fd0122aSMatthias Ringwald     // Read and store the region attributes.
147*5fd0122aSMatthias Ringwald     //
148*5fd0122aSMatthias Ringwald     *pflags = MPU->RASR;
149*5fd0122aSMatthias Ringwald }
150*5fd0122aSMatthias Ringwald 
MPU_registerInterrupt(void (* intHandler)(void))151*5fd0122aSMatthias Ringwald void MPU_registerInterrupt(void (*intHandler)(void))
152*5fd0122aSMatthias Ringwald {
153*5fd0122aSMatthias Ringwald     //
154*5fd0122aSMatthias Ringwald     // Check the arguments.
155*5fd0122aSMatthias Ringwald     //
156*5fd0122aSMatthias Ringwald     ASSERT(intHandler);
157*5fd0122aSMatthias Ringwald 
158*5fd0122aSMatthias Ringwald     //
159*5fd0122aSMatthias Ringwald     // Register the interrupt handler.
160*5fd0122aSMatthias Ringwald     //
161*5fd0122aSMatthias Ringwald     Interrupt_registerInterrupt(FAULT_MPU, intHandler);
162*5fd0122aSMatthias Ringwald 
163*5fd0122aSMatthias Ringwald }
164*5fd0122aSMatthias Ringwald 
MPU_unregisterInterrupt(void)165*5fd0122aSMatthias Ringwald void MPU_unregisterInterrupt(void)
166*5fd0122aSMatthias Ringwald {
167*5fd0122aSMatthias Ringwald     //
168*5fd0122aSMatthias Ringwald     // Unregister the interrupt handler.
169*5fd0122aSMatthias Ringwald     //
170*5fd0122aSMatthias Ringwald     Interrupt_unregisterInterrupt(FAULT_MPU);
171*5fd0122aSMatthias Ringwald }
172*5fd0122aSMatthias Ringwald 
MPU_enableInterrupt(void)173*5fd0122aSMatthias Ringwald void MPU_enableInterrupt(void)
174*5fd0122aSMatthias Ringwald {
175*5fd0122aSMatthias Ringwald 
176*5fd0122aSMatthias Ringwald     //
177*5fd0122aSMatthias Ringwald     // Enable the memory management fault.
178*5fd0122aSMatthias Ringwald     //
179*5fd0122aSMatthias Ringwald     Interrupt_enableInterrupt(FAULT_MPU);
180*5fd0122aSMatthias Ringwald 
181*5fd0122aSMatthias Ringwald }
182*5fd0122aSMatthias Ringwald 
MPU_disableInterrupt(void)183*5fd0122aSMatthias Ringwald void MPU_disableInterrupt(void)
184*5fd0122aSMatthias Ringwald {
185*5fd0122aSMatthias Ringwald     //
186*5fd0122aSMatthias Ringwald     // Disable the interrupt.
187*5fd0122aSMatthias Ringwald     //
188*5fd0122aSMatthias Ringwald     Interrupt_disableInterrupt(FAULT_MPU);
189*5fd0122aSMatthias Ringwald }
190