1/*************************************************************************************** 2* Copyright (c) 2020-2021 Institute of Computing Technology, Chinese Academy of Sciences 3* Copyright (c) 2020-2021 Peng Cheng Laboratory 4* 5* XiangShan is licensed under Mulan PSL v2. 6* You can use this software according to the terms and conditions of the Mulan PSL v2. 7* You may obtain a copy of Mulan PSL v2 at: 8* http://license.coscl.org.cn/MulanPSL2 9* 10* THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, 11* EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, 12* MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE. 13* 14* See the Mulan PSL v2 for more details. 15***************************************************************************************/ 16 17package xiangshan.frontend.icache 18 19import chipsalliance.rocketchip.config.Parameters 20import chisel3._ 21import chisel3.util._ 22import freechips.rocketchip.tilelink.ClientStates 23import xiangshan._ 24import xiangshan.cache.mmu._ 25import utils._ 26import xiangshan.backend.fu.{PMPReqBundle, PMPRespBundle} 27import xiangshan.frontend.{FtqICacheInfo, FtqToICacheRequestBundle} 28 29class ICacheMainPipeReq(implicit p: Parameters) extends ICacheBundle 30{ 31 val vaddr = UInt(VAddrBits.W) 32 def vsetIdx = get_idx(vaddr) 33} 34 35class ICacheMainPipeResp(implicit p: Parameters) extends ICacheBundle 36{ 37 val vaddr = UInt(VAddrBits.W) 38 val registerData = UInt(blockBits.W) 39 val sramData = UInt(blockBits.W) 40 val select = Bool() 41 val paddr = UInt(PAddrBits.W) 42 val tlbExcp = new Bundle{ 43 val pageFault = Bool() 44 val accessFault = Bool() 45 val mmio = Bool() 46 } 47} 48 49class ICacheMainPipeBundle(implicit p: Parameters) extends ICacheBundle 50{ 51 val req = Flipped(Decoupled(new FtqToICacheRequestBundle)) 52 val resp = Vec(PortNumber, ValidIO(new ICacheMainPipeResp)) 53} 54 55class ICacheMetaReqBundle(implicit p: Parameters) extends ICacheBundle{ 56 val toIMeta = DecoupledIO(new ICacheReadBundle) 57 val fromIMeta = Input(new ICacheMetaRespBundle) 58} 59 60class ICacheDataReqBundle(implicit p: Parameters) extends ICacheBundle{ 61 val toIData = DecoupledIO(Vec(partWayNum, new ICacheReadBundle)) 62 val fromIData = Input(new ICacheDataRespBundle) 63} 64 65class ICacheMSHRBundle(implicit p: Parameters) extends ICacheBundle{ 66 val toMSHR = Decoupled(new ICacheMissReq) 67 val fromMSHR = Flipped(ValidIO(new ICacheMissResp)) 68} 69 70class ICachePMPBundle(implicit p: Parameters) extends ICacheBundle{ 71 val req = Valid(new PMPReqBundle()) 72 val resp = Input(new PMPRespBundle()) 73} 74 75class ICachePerfInfo(implicit p: Parameters) extends ICacheBundle{ 76 val only_0_hit = Bool() 77 val only_0_miss = Bool() 78 val hit_0_hit_1 = Bool() 79 val hit_0_miss_1 = Bool() 80 val miss_0_hit_1 = Bool() 81 val miss_0_miss_1 = Bool() 82 val hit_0_except_1 = Bool() 83 val miss_0_except_1 = Bool() 84 val except_0 = Bool() 85 val bank_hit = Vec(2,Bool()) 86 val hit = Bool() 87} 88 89class ICacheMainPipeInterface(implicit p: Parameters) extends ICacheBundle { 90 /*** internal interface ***/ 91 val metaArray = new ICacheMetaReqBundle 92 val dataArray = new ICacheDataReqBundle 93 val mshr = Vec(PortNumber, new ICacheMSHRBundle) 94 val errors = Output(Vec(PortNumber, new L1CacheErrorInfo)) 95 /*** outside interface ***/ 96 //val fetch = Vec(PortNumber, new ICacheMainPipeBundle) 97 /* when ftq.valid is high in T + 1 cycle 98 * the ftq component must be valid in T cycle 99 */ 100 val fetch = new ICacheMainPipeBundle 101 val pmp = Vec(PortNumber, new ICachePMPBundle) 102 val itlb = Vec(PortNumber, new TlbRequestIO) 103 val respStall = Input(Bool()) 104 val perfInfo = Output(new ICachePerfInfo) 105 106 val prefetchEnable = Output(Bool()) 107 val prefetchDisable = Output(Bool()) 108 val csr_parity_enable = Input(Bool()) 109 110} 111 112class ICacheMainPipe(implicit p: Parameters) extends ICacheModule 113{ 114 val io = IO(new ICacheMainPipeInterface) 115 116 /** Input/Output port */ 117 val (fromFtq, toIFU) = (io.fetch.req, io.fetch.resp) 118 val (toMeta, metaResp) = (io.metaArray.toIMeta, io.metaArray.fromIMeta) 119 val (toData, dataResp) = (io.dataArray.toIData, io.dataArray.fromIData) 120 val (toMSHR, fromMSHR) = (io.mshr.map(_.toMSHR), io.mshr.map(_.fromMSHR)) 121 val (toITLB, fromITLB) = (io.itlb.map(_.req), io.itlb.map(_.resp)) 122 val (toPMP, fromPMP) = (io.pmp.map(_.req), io.pmp.map(_.resp)) 123 io.itlb.foreach(_.req_kill := false.B) 124 125 //Ftq RegNext Register 126 val fromFtqReq = fromFtq.bits.pcMemRead 127 128 /** pipeline control signal */ 129 val s1_ready, s2_ready = Wire(Bool()) 130 val s0_fire, s1_fire , s2_fire = Wire(Bool()) 131 132 val missSwitchBit = RegInit(false.B) 133 134 /** replacement status register */ 135 val touch_sets = Seq.fill(2)(Wire(Vec(2, UInt(log2Ceil(nSets/2).W)))) 136 val touch_ways = Seq.fill(2)(Wire(Vec(2, Valid(UInt(log2Ceil(nWays).W)))) ) 137 138 /** 139 ****************************************************************************** 140 * ICache Stage 0 141 * - send req to ITLB and wait for tlb miss fixing 142 * - send req to Meta/Data SRAM 143 ****************************************************************************** 144 */ 145 146 /** s0 control */ 147 val s0_valid = fromFtq.valid 148 val s0_req_vaddr = (0 until partWayNum + 1).map(i => VecInit(Seq(fromFtqReq(i).startAddr, fromFtqReq(i).nextlineStart))) 149 val s0_req_vsetIdx = (0 until partWayNum + 1).map(i => VecInit(s0_req_vaddr(i).map(get_idx(_)))) 150 val s0_only_first = (0 until partWayNum + 1).map(i => fromFtq.bits.readValid(i) && !fromFtqReq(i).crossCacheline) 151 val s0_double_line = (0 until partWayNum + 1).map(i => fromFtq.bits.readValid(i) && fromFtqReq(i).crossCacheline) 152 153 val s0_final_valid = s0_valid 154 val s0_final_vaddr = s0_req_vaddr.head 155 val s0_final_vsetIdx = s0_req_vsetIdx.head 156 val s0_final_only_first = s0_only_first.head 157 val s0_final_double_line = s0_double_line.head 158 159 /** SRAM request */ 160 //0 -> metaread, 1,2,3 -> data, 3 -> code 4 -> itlb 161 val ftq_req_to_data_doubleline = s0_double_line.init 162 val ftq_req_to_data_vset_idx = s0_req_vsetIdx.init 163 val ftq_req_to_data_valid = fromFtq.bits.readValid.init 164 165 val ftq_req_to_meta_doubleline = s0_double_line.head 166 val ftq_req_to_meta_vset_idx = s0_req_vsetIdx.head 167 168 val ftq_req_to_itlb_only_first = s0_only_first.last 169 val ftq_req_to_itlb_doubleline = s0_double_line.last 170 val ftq_req_to_itlb_vaddr = s0_req_vaddr.last 171 val ftq_req_to_itlb_vset_idx = s0_req_vsetIdx.last 172 173 174 for(i <- 0 until partWayNum) { 175 toData.valid := ftq_req_to_data_valid(i) && !missSwitchBit 176 toData.bits(i).isDoubleLine := ftq_req_to_data_doubleline(i) 177 toData.bits(i).vSetIdx := ftq_req_to_data_vset_idx(i) 178 } 179 180 toMeta.valid := s0_valid && !missSwitchBit 181 toMeta.bits.isDoubleLine := ftq_req_to_meta_doubleline 182 toMeta.bits.vSetIdx := ftq_req_to_meta_vset_idx 183 184 185 toITLB(0).valid := s0_valid 186 toITLB(0).bits.size := 3.U // TODO: fix the size 187 toITLB(0).bits.vaddr := ftq_req_to_itlb_vaddr(0) 188 toITLB(0).bits.debug.pc := ftq_req_to_itlb_vaddr(0) 189 190 toITLB(1).valid := s0_valid && ftq_req_to_itlb_doubleline 191 toITLB(1).bits.size := 3.U // TODO: fix the size 192 toITLB(1).bits.vaddr := ftq_req_to_itlb_vaddr(1) 193 toITLB(1).bits.debug.pc := ftq_req_to_itlb_vaddr(1) 194 195 toITLB.map{port => 196 port.bits.cmd := TlbCmd.exec 197 port.bits.debug.robIdx := DontCare 198 port.bits.debug.isFirstIssue := DontCare 199 } 200 201 /** ITLB & ICACHE sync case 202 * when icache is not ready, but itlb is ready 203 * because itlb is non-block, then the req will take the port 204 * then itlb will unset the ready?? itlb is wrongly blocked. 205 * Solution: maybe give itlb a signal to tell whether acquire the slot? 206 */ 207 208 val itlb_can_go = toITLB(0).ready && toITLB(1).ready 209 val icache_can_go = toData.ready && toMeta.ready 210 val pipe_can_go = !missSwitchBit && s1_ready 211 val s0_can_go = itlb_can_go && icache_can_go && pipe_can_go 212 val s0_fetch_fire = s0_valid && s0_can_go 213 s0_fire := s0_fetch_fire 214 toITLB.map{port => port.bits.kill := !icache_can_go || !pipe_can_go} 215 216 //TODO: fix GTimer() condition 217 fromFtq.ready := s0_can_go 218 219 /** 220 ****************************************************************************** 221 * ICache Stage 1 222 * - get tlb resp data (exceptiong info and physical addresses) 223 * - get Meta/Data SRAM read responses (latched for pipeline stop) 224 * - tag compare/hit check 225 ****************************************************************************** 226 */ 227 228 /** s1 control */ 229 230 val s1_valid = generatePipeControl(lastFire = s0_fire, thisFire = s1_fire, thisFlush = false.B, lastFlush = false.B) 231 232 val s1_req_vaddr = RegEnable(s0_final_vaddr, s0_fire) 233 val s1_req_vsetIdx = RegEnable(s0_final_vsetIdx, s0_fire) 234 val s1_only_first = RegEnable(s0_final_only_first, s0_fire) 235 val s1_double_line = RegEnable(s0_final_double_line, s0_fire) 236 237 /** tlb response latch for pipeline stop */ 238 val tlb_back = fromITLB.map(_.fire()) 239 val tlb_need_back = VecInit((0 until PortNumber).map(i => ValidHold(s0_fire && toITLB(i).fire(), s1_fire, false.B))) 240 val tlb_already_recv = RegInit(VecInit(Seq.fill(PortNumber)(false.B))) 241 val tlb_ready_recv = VecInit((0 until PortNumber).map(i => RegNext(s0_fire, false.B) || (s1_valid && !tlb_already_recv(i)))) 242 val tlb_resp_valid = Wire(Vec(2, Bool())) 243 for (i <- 0 until PortNumber) { 244 tlb_resp_valid(i) := tlb_already_recv(i) || (tlb_ready_recv(i) && tlb_back(i)) 245 when (tlb_already_recv(i) && s1_fire) { 246 tlb_already_recv(i) := false.B 247 } 248 when (tlb_back(i) && tlb_ready_recv(i) && !s1_fire) { 249 tlb_already_recv(i) := true.B 250 } 251 fromITLB(i).ready := tlb_ready_recv(i) 252 } 253 assert(RegNext(Cat((0 until PortNumber).map(i => tlb_need_back(i) || !tlb_resp_valid(i))).andR(), true.B), 254 "when tlb should not back, tlb should not resp valid") 255 assert(RegNext(!s1_valid || Cat(tlb_need_back).orR, true.B), "when s1_valid, need at least one tlb_need_back") 256 assert(RegNext(s1_valid || !Cat(tlb_need_back).orR, true.B), "when !s1_valid, all the tlb_need_back should be false") 257 assert(RegNext(s1_valid || !Cat(tlb_already_recv).orR, true.B), "when !s1_valid, should not tlb_already_recv") 258 assert(RegNext(s1_valid || !Cat(tlb_resp_valid).orR, true.B), "when !s1_valid, should not tlb_resp_valid") 259 260 val tlbRespPAddr = VecInit((0 until PortNumber).map(i => ResultHoldBypass(valid = tlb_back(i), data = fromITLB(i).bits.paddr(0)))) 261 val tlbExcpPF = VecInit((0 until PortNumber).map(i => ResultHoldBypass(valid = tlb_back(i), data = fromITLB(i).bits.excp(0).pf.instr) && tlb_need_back(i))) 262 val tlbExcpAF = VecInit((0 until PortNumber).map(i => ResultHoldBypass(valid = tlb_back(i), data = fromITLB(i).bits.excp(0).af.instr) && tlb_need_back(i))) 263 val tlbExcp = VecInit((0 until PortNumber).map(i => tlbExcpPF(i) || tlbExcpPF(i))) 264 265 val tlbRespAllValid = Cat((0 until PortNumber).map(i => !tlb_need_back(i) || tlb_resp_valid(i))).andR 266 s1_ready := s2_ready && tlbRespAllValid || !s1_valid 267 s1_fire := s1_valid && tlbRespAllValid && s2_ready 268 269 /** s1 hit check/tag compare */ 270 val s1_req_paddr = tlbRespPAddr 271 val s1_req_ptags = VecInit(s1_req_paddr.map(get_phy_tag(_))) 272 273 val s1_meta_ptags = ResultHoldBypass(data = metaResp.tags, valid = RegNext(s0_fire)) 274 val s1_meta_cohs = ResultHoldBypass(data = metaResp.cohs, valid = RegNext(s0_fire)) 275 val s1_meta_errors = ResultHoldBypass(data = metaResp.errors, valid = RegNext(s0_fire)) 276 277 val s1_data_cacheline = ResultHoldBypass(data = dataResp.datas, valid = RegNext(s0_fire)) 278 val s1_data_errorBits = ResultHoldBypass(data = dataResp.codes, valid = RegNext(s0_fire)) 279 280 val s1_tag_eq_vec = VecInit((0 until PortNumber).map( p => VecInit((0 until nWays).map( w => s1_meta_ptags(p)(w) === s1_req_ptags(p) )))) 281 val s1_tag_match_vec = VecInit((0 until PortNumber).map( k => VecInit(s1_tag_eq_vec(k).zipWithIndex.map{ case(way_tag_eq, w) => way_tag_eq && s1_meta_cohs(k)(w).isValid()}))) 282 val s1_tag_match = VecInit(s1_tag_match_vec.map(vector => ParallelOR(vector))) 283 284 val s1_port_hit = VecInit(Seq(s1_tag_match(0) && s1_valid && !tlbExcp(0), s1_tag_match(1) && s1_valid && s1_double_line && !tlbExcp(1) )) 285 val s1_bank_miss = VecInit(Seq(!s1_tag_match(0) && s1_valid && !tlbExcp(0), !s1_tag_match(1) && s1_valid && s1_double_line && !tlbExcp(1) )) 286 val s1_hit = (s1_port_hit(0) && s1_port_hit(1)) || (!s1_double_line && s1_port_hit(0)) 287 288 /** choose victim cacheline */ 289 val replacers = Seq.fill(PortNumber)(ReplacementPolicy.fromString(cacheParams.replacer,nWays,nSets/PortNumber)) 290 val s1_victim_oh = ResultHoldBypass(data = VecInit(replacers.zipWithIndex.map{case (replacer, i) => UIntToOH(replacer.way(s1_req_vsetIdx(i)))}), valid = RegNext(s0_fire)) 291 292 val s1_victim_coh = VecInit(s1_victim_oh.zipWithIndex.map {case(oh, port) => Mux1H(oh, s1_meta_cohs(port))}) 293 294 assert(PopCount(s1_tag_match_vec(0)) <= 1.U && PopCount(s1_tag_match_vec(1)) <= 1.U, "Multiple hit in main pipe") 295 296 ((replacers zip touch_sets) zip touch_ways).map{case ((r, s),w) => r.access(s,w)} 297 298 299 /** <PERF> replace victim way number */ 300 301 (0 until nWays).map{ w => 302 XSPerfAccumulate("line_0_hit_way_" + Integer.toString(w, 10), s1_fire && s1_port_hit(0) && OHToUInt(s1_tag_match_vec(0)) === w.U) 303 } 304 305 (0 until nWays).map{ w => 306 XSPerfAccumulate("line_0_victim_way_" + Integer.toString(w, 10), s1_fire && !s1_port_hit(0) && OHToUInt(s1_victim_oh(0)) === w.U) 307 } 308 309 (0 until nWays).map{ w => 310 XSPerfAccumulate("line_1_hit_way_" + Integer.toString(w, 10), s1_fire && s1_double_line && s1_port_hit(1) && OHToUInt(s1_tag_match_vec(1)) === w.U) 311 } 312 313 (0 until nWays).map{ w => 314 XSPerfAccumulate("line_1_victim_way_" + Integer.toString(w, 10), s1_fire && s1_double_line && !s1_port_hit(1) && OHToUInt(s1_victim_oh(1)) === w.U) 315 } 316 317 /** 318 ****************************************************************************** 319 * ICache Stage 2 320 * - send request to MSHR if ICache miss 321 * - generate secondary miss status/data registers 322 * - response to IFU 323 ****************************************************************************** 324 */ 325 326 /** s2 control */ 327 val s2_fetch_finish = Wire(Bool()) 328 329 val s2_valid = generatePipeControl(lastFire = s1_fire, thisFire = s2_fire, thisFlush = false.B, lastFlush = false.B) 330 val s2_miss_available = Wire(Bool()) 331 332 s2_ready := (s2_valid && s2_fetch_finish && !io.respStall) || (!s2_valid && s2_miss_available) 333 s2_fire := s2_valid && s2_fetch_finish && !io.respStall 334 335 /** s2 data */ 336 val mmio = fromPMP.map(port => port.mmio) // TODO: handle it 337 338 val (s2_req_paddr , s2_req_vaddr) = (RegEnable(s1_req_paddr, s1_fire), RegEnable(s1_req_vaddr, s1_fire)) 339 val s2_req_vsetIdx = RegEnable(s1_req_vsetIdx, s1_fire) 340 val s2_req_ptags = RegEnable(s1_req_ptags, s1_fire) 341 val s2_only_first = RegEnable(s1_only_first, s1_fire) 342 val s2_double_line = RegEnable(s1_double_line, s1_fire) 343 val s2_hit = RegEnable(s1_hit , s1_fire) 344 val s2_port_hit = RegEnable(s1_port_hit, s1_fire) 345 val s2_bank_miss = RegEnable(s1_bank_miss, s1_fire) 346 val s2_waymask = RegEnable(s1_victim_oh, s1_fire) 347 val s2_victim_coh = RegEnable(s1_victim_coh, s1_fire) 348 val s2_tag_match_vec = RegEnable(s1_tag_match_vec, s1_fire) 349 350 assert(RegNext(!s2_valid || s2_req_paddr(0)(11,0) === s2_req_vaddr(0)(11,0), true.B)) 351 352 /** status imply that s2 is a secondary miss (no need to resend miss request) */ 353 val sec_meet_vec = Wire(Vec(2, Bool())) 354 val s2_fixed_hit_vec = VecInit((0 until 2).map(i => s2_port_hit(i) || sec_meet_vec(i))) 355 val s2_fixed_hit = (s2_valid && s2_fixed_hit_vec(0) && s2_fixed_hit_vec(1) && s2_double_line) || (s2_valid && s2_fixed_hit_vec(0) && !s2_double_line) 356 357 val s2_meta_errors = RegEnable(s1_meta_errors, s1_fire) 358 val s2_data_errorBits = RegEnable(s1_data_errorBits, s1_fire) 359 val s2_data_cacheline = RegEnable(s1_data_cacheline, s1_fire) 360 361 val s2_data_errors = Wire(Vec(PortNumber,Vec(nWays, Bool()))) 362 363 (0 until PortNumber).map{ i => 364 val read_datas = s2_data_cacheline(i).asTypeOf(Vec(nWays,Vec(dataCodeUnitNum, UInt(dataCodeUnit.W)))) 365 val read_codes = s2_data_errorBits(i).asTypeOf(Vec(nWays,Vec(dataCodeUnitNum, UInt(dataCodeBits.W)))) 366 val data_full_wayBits = VecInit((0 until nWays).map( w => 367 VecInit((0 until dataCodeUnitNum).map(u => 368 Cat(read_codes(w)(u), read_datas(w)(u)))))) 369 val data_error_wayBits = VecInit((0 until nWays).map( w => 370 VecInit((0 until dataCodeUnitNum).map(u => 371 cacheParams.dataCode.decode(data_full_wayBits(w)(u)).error )))) 372 if(i == 0){ 373 (0 until nWays).map{ w => 374 s2_data_errors(i)(w) := RegNext(RegNext(s1_fire)) && RegNext(data_error_wayBits(w)).reduce(_||_) 375 } 376 } else { 377 (0 until nWays).map{ w => 378 s2_data_errors(i)(w) := RegNext(RegNext(s1_fire)) && RegNext(RegNext(s1_double_line)) && RegNext(data_error_wayBits(w)).reduce(_||_) 379 } 380 } 381 } 382 383 val s2_parity_meta_error = VecInit((0 until PortNumber).map(i => s2_meta_errors(i).reduce(_||_) && io.csr_parity_enable)) 384 val s2_parity_data_error = VecInit((0 until PortNumber).map(i => s2_data_errors(i).reduce(_||_) && io.csr_parity_enable)) 385 val s2_parity_error = VecInit((0 until PortNumber).map(i => RegNext(s2_parity_meta_error(i)) || s2_parity_data_error(i))) 386 387 for(i <- 0 until PortNumber){ 388 io.errors(i).valid := RegNext(s2_parity_error(i) && RegNext(RegNext(s1_fire))) 389 io.errors(i).report_to_beu := RegNext(s2_parity_error(i) && RegNext(RegNext(s1_fire))) 390 io.errors(i).paddr := RegNext(RegNext(s2_req_paddr(i))) 391 io.errors(i).source := DontCare 392 io.errors(i).source.tag := RegNext(RegNext(s2_parity_meta_error(i))) 393 io.errors(i).source.data := RegNext(s2_parity_data_error(i)) 394 io.errors(i).source.l2 := false.B 395 io.errors(i).opType := DontCare 396 io.errors(i).opType.fetch := true.B 397 } 398 XSError(s2_parity_error.reduce(_||_) && RegNext(RegNext(s1_fire)), "ICache has parity error in MainPaipe!") 399 400 401 /** exception and pmp logic **/ 402 //PMP Result 403 val s2_tlb_need_back = VecInit((0 until PortNumber).map(i => ValidHold(tlb_need_back(i) && s1_fire, s2_fire, false.B))) 404 val pmpExcpAF = Wire(Vec(PortNumber, Bool())) 405 pmpExcpAF(0) := fromPMP(0).instr && s2_tlb_need_back(0) 406 pmpExcpAF(1) := fromPMP(1).instr && s2_double_line && s2_tlb_need_back(1) 407 //exception information 408 //short delay exception signal 409 val s2_except_pf = RegEnable(tlbExcpPF, s1_fire) 410 val s2_except_tlb_af = RegEnable(tlbExcpAF, s1_fire) 411 //long delay exception signal 412 val s2_except_pmp_af = DataHoldBypass(pmpExcpAF, RegNext(s1_fire)) 413 // val s2_except_parity_af = VecInit(s2_parity_error(i) && RegNext(RegNext(s1_fire)) ) 414 415 val s2_except = VecInit((0 until 2).map{i => s2_except_pf(i) || s2_except_tlb_af(i)}) 416 val s2_has_except = s2_valid && (s2_except_tlb_af.reduce(_||_) || s2_except_pf.reduce(_||_)) 417 //MMIO 418 val s2_mmio = DataHoldBypass(io.pmp(0).resp.mmio && !s2_except_tlb_af(0) && !s2_except_pmp_af(0) && !s2_except_pf(0), RegNext(s1_fire)).asBool() && s2_valid 419 420 //send physical address to PMP 421 io.pmp.zipWithIndex.map { case (p, i) => 422 p.req.valid := s2_valid && !missSwitchBit 423 p.req.bits.addr := s2_req_paddr(i) 424 p.req.bits.size := 3.U // TODO 425 p.req.bits.cmd := TlbCmd.exec 426 } 427 428 /*** cacheline miss logic ***/ 429 val wait_idle :: wait_queue_ready :: wait_send_req :: wait_two_resp :: wait_0_resp :: wait_1_resp :: wait_one_resp ::wait_finish :: wait_pmp_except :: Nil = Enum(9) 430 val wait_state = RegInit(wait_idle) 431 432 val port_miss_fix = VecInit(Seq(fromMSHR(0).fire() && !s2_port_hit(0), fromMSHR(1).fire() && s2_double_line && !s2_port_hit(1) )) 433 434 // secondary miss record registers 435 class MissSlot(implicit p: Parameters) extends ICacheBundle { 436 val m_vSetIdx = UInt(idxBits.W) 437 val m_pTag = UInt(tagBits.W) 438 val m_data = UInt(blockBits.W) 439 val m_corrupt = Bool() 440 } 441 442 val missSlot = Seq.fill(2)(RegInit(0.U.asTypeOf(new MissSlot))) 443 val m_invalid :: m_valid :: m_refilled :: m_flushed :: m_wait_sec_miss :: m_check_final ::Nil = Enum(6) 444 val missStateQueue = RegInit(VecInit(Seq.fill(2)(m_invalid)) ) 445 val reservedRefillData = Wire(Vec(2, UInt(blockBits.W))) 446 447 s2_miss_available := VecInit(missStateQueue.map(entry => entry === m_invalid || entry === m_wait_sec_miss)).reduce(_&&_) 448 449 val fix_sec_miss = Wire(Vec(4, Bool())) 450 val sec_meet_0_miss = fix_sec_miss(0) || fix_sec_miss(2) 451 val sec_meet_1_miss = fix_sec_miss(1) || fix_sec_miss(3) 452 sec_meet_vec := VecInit(Seq(sec_meet_0_miss,sec_meet_1_miss )) 453 454 /*** miss/hit pattern: <Control Signal> only raise at the first cycle of s2_valid ***/ 455 val cacheline_0_hit = (s2_port_hit(0) || sec_meet_0_miss) 456 val cacheline_0_miss = !s2_port_hit(0) && !sec_meet_0_miss 457 458 val cacheline_1_hit = (s2_port_hit(1) || sec_meet_1_miss) 459 val cacheline_1_miss = !s2_port_hit(1) && !sec_meet_1_miss 460 461 val only_0_miss = RegNext(s1_fire) && cacheline_0_miss && !s2_double_line && !s2_has_except && !s2_mmio 462 val only_0_hit = RegNext(s1_fire) && cacheline_0_hit && !s2_double_line && !s2_mmio 463 val hit_0_hit_1 = RegNext(s1_fire) && cacheline_0_hit && cacheline_1_hit && s2_double_line && !s2_mmio 464 val hit_0_miss_1 = RegNext(s1_fire) && cacheline_0_hit && cacheline_1_miss && s2_double_line && !s2_has_except && !s2_mmio 465 val miss_0_hit_1 = RegNext(s1_fire) && cacheline_0_miss && cacheline_1_hit && s2_double_line && !s2_has_except && !s2_mmio 466 val miss_0_miss_1 = RegNext(s1_fire) && cacheline_0_miss && cacheline_1_miss && s2_double_line && !s2_has_except && !s2_mmio 467 468 val hit_0_except_1 = RegNext(s1_fire) && s2_double_line && !s2_except(0) && s2_except(1) && cacheline_0_hit 469 val miss_0_except_1 = RegNext(s1_fire) && s2_double_line && !s2_except(0) && s2_except(1) && cacheline_0_miss 470 val except_0 = RegNext(s1_fire) && s2_except(0) 471 472 def holdReleaseLatch(valid: Bool, release: Bool, flush: Bool): Bool ={ 473 val bit = RegInit(false.B) 474 when(flush) { bit := false.B } 475 .elsewhen(valid && !release) { bit := true.B } 476 .elsewhen(release) { bit := false.B } 477 bit || valid 478 } 479 480 /*** miss/hit pattern latch: <Control Signal> latch the miss/hit patter if pipeline stop ***/ 481 val miss_0_hit_1_latch = holdReleaseLatch(valid = miss_0_hit_1, release = s2_fire, flush = false.B) 482 val miss_0_miss_1_latch = holdReleaseLatch(valid = miss_0_miss_1, release = s2_fire, flush = false.B) 483 val only_0_miss_latch = holdReleaseLatch(valid = only_0_miss, release = s2_fire, flush = false.B) 484 val hit_0_miss_1_latch = holdReleaseLatch(valid = hit_0_miss_1, release = s2_fire, flush = false.B) 485 486 val miss_0_except_1_latch = holdReleaseLatch(valid = miss_0_except_1, release = s2_fire, flush = false.B) 487 val except_0_latch = holdReleaseLatch(valid = except_0, release = s2_fire, flush = false.B) 488 val hit_0_except_1_latch = holdReleaseLatch(valid = hit_0_except_1, release = s2_fire, flush = false.B) 489 490 val only_0_hit_latch = holdReleaseLatch(valid = only_0_hit, release = s2_fire, flush = false.B) 491 val hit_0_hit_1_latch = holdReleaseLatch(valid = hit_0_hit_1, release = s2_fire, flush = false.B) 492 493 494 /*** secondary miss judgment ***/ 495 496 def waitSecondComeIn(missState: UInt): Bool = (missState === m_wait_sec_miss) 497 498 def getMissSituat(slotNum : Int, missNum : Int ) :Bool = { 499 RegNext(s1_fire) && 500 RegNext(missSlot(slotNum).m_vSetIdx === s1_req_vsetIdx(missNum)) && 501 RegNext(missSlot(slotNum).m_pTag === s1_req_ptags(missNum)) && 502 !s2_port_hit(missNum) && 503 waitSecondComeIn(missStateQueue(slotNum)) 504 } 505 506 val miss_0_s2_0 = getMissSituat(slotNum = 0, missNum = 0) 507 val miss_0_s2_1 = getMissSituat(slotNum = 0, missNum = 1) 508 val miss_1_s2_0 = getMissSituat(slotNum = 1, missNum = 0) 509 val miss_1_s2_1 = getMissSituat(slotNum = 1, missNum = 1) 510 511 val miss_0_s2_0_latch = holdReleaseLatch(valid = miss_0_s2_0, release = s2_fire, flush = false.B) 512 val miss_0_s2_1_latch = holdReleaseLatch(valid = miss_0_s2_1, release = s2_fire, flush = false.B) 513 val miss_1_s2_0_latch = holdReleaseLatch(valid = miss_1_s2_0, release = s2_fire, flush = false.B) 514 val miss_1_s2_1_latch = holdReleaseLatch(valid = miss_1_s2_1, release = s2_fire, flush = false.B) 515 516 517 val slot_0_solve = fix_sec_miss(0) || fix_sec_miss(1) 518 val slot_1_solve = fix_sec_miss(2) || fix_sec_miss(3) 519 val slot_slove = VecInit(Seq(slot_0_solve, slot_1_solve)) 520 521 fix_sec_miss := VecInit(Seq(miss_0_s2_0_latch, miss_0_s2_1_latch, miss_1_s2_0_latch, miss_1_s2_1_latch)) 522 523 /*** reserved data for secondary miss ***/ 524 525 reservedRefillData(0) := DataHoldBypass(data = missSlot(0).m_data, valid = miss_0_s2_0 || miss_0_s2_1) 526 reservedRefillData(1) := DataHoldBypass(data = missSlot(1).m_data, valid = miss_1_s2_0 || miss_1_s2_1) 527 528 /*** miss state machine ***/ 529 530 //deal with not-cache-hit pmp af 531 val only_pmp_af = Wire(Vec(2, Bool())) 532 only_pmp_af(0) := s2_except_pmp_af(0) && cacheline_0_miss && !s2_except(0) && s2_valid 533 only_pmp_af(1) := s2_except_pmp_af(1) && cacheline_1_miss && !s2_except(1) && s2_valid && s2_double_line 534 535 switch(wait_state){ 536 is(wait_idle){ 537 when(only_pmp_af(0) || only_pmp_af(1) || s2_mmio){ 538 //should not send req to MissUnit when there is an access exception in PMP 539 //But to avoid using pmp exception in control signal (like s2_fire), should delay 1 cycle. 540 //NOTE: pmp exception cache line also could hit in ICache, but the result is meaningless. Just give the exception signals. 541 wait_state := wait_finish 542 }.elsewhen(miss_0_except_1_latch){ 543 wait_state := Mux(toMSHR(0).ready, wait_queue_ready ,wait_idle ) 544 }.elsewhen( only_0_miss_latch || miss_0_hit_1_latch){ 545 wait_state := Mux(toMSHR(0).ready, wait_queue_ready ,wait_idle ) 546 }.elsewhen(hit_0_miss_1_latch){ 547 wait_state := Mux(toMSHR(1).ready, wait_queue_ready ,wait_idle ) 548 }.elsewhen( miss_0_miss_1_latch ){ 549 wait_state := Mux(toMSHR(0).ready && toMSHR(1).ready, wait_queue_ready ,wait_idle) 550 } 551 } 552 553 is(wait_queue_ready){ 554 wait_state := wait_send_req 555 } 556 557 is(wait_send_req) { 558 when(miss_0_except_1_latch || only_0_miss_latch || hit_0_miss_1_latch || miss_0_hit_1_latch){ 559 wait_state := wait_one_resp 560 }.elsewhen( miss_0_miss_1_latch ){ 561 wait_state := wait_two_resp 562 } 563 } 564 565 is(wait_one_resp) { 566 when( (miss_0_except_1_latch ||only_0_miss_latch || miss_0_hit_1_latch) && fromMSHR(0).fire()){ 567 wait_state := wait_finish 568 }.elsewhen( hit_0_miss_1_latch && fromMSHR(1).fire()){ 569 wait_state := wait_finish 570 } 571 } 572 573 is(wait_two_resp) { 574 when(fromMSHR(0).fire() && fromMSHR(1).fire()){ 575 wait_state := wait_finish 576 }.elsewhen( !fromMSHR(0).fire() && fromMSHR(1).fire() ){ 577 wait_state := wait_0_resp 578 }.elsewhen(fromMSHR(0).fire() && !fromMSHR(1).fire()){ 579 wait_state := wait_1_resp 580 } 581 } 582 583 is(wait_0_resp) { 584 when(fromMSHR(0).fire()){ 585 wait_state := wait_finish 586 } 587 } 588 589 is(wait_1_resp) { 590 when(fromMSHR(1).fire()){ 591 wait_state := wait_finish 592 } 593 } 594 595 is(wait_finish) {when(s2_fire) {wait_state := wait_idle } 596 } 597 } 598 599 600 /*** send request to MissUnit ***/ 601 602 (0 until 2).map { i => 603 if(i == 1) toMSHR(i).valid := (hit_0_miss_1_latch || miss_0_miss_1_latch) && wait_state === wait_queue_ready && !s2_mmio 604 else toMSHR(i).valid := (only_0_miss_latch || miss_0_hit_1_latch || miss_0_miss_1_latch || miss_0_except_1_latch) && wait_state === wait_queue_ready && !s2_mmio 605 toMSHR(i).bits.paddr := s2_req_paddr(i) 606 toMSHR(i).bits.vaddr := s2_req_vaddr(i) 607 toMSHR(i).bits.waymask := s2_waymask(i) 608 toMSHR(i).bits.coh := s2_victim_coh(i) 609 610 611 when(toMSHR(i).fire() && missStateQueue(i) === m_invalid){ 612 missStateQueue(i) := m_valid 613 missSlot(i).m_vSetIdx := s2_req_vsetIdx(i) 614 missSlot(i).m_pTag := get_phy_tag(s2_req_paddr(i)) 615 } 616 617 when(fromMSHR(i).fire() && missStateQueue(i) === m_valid ){ 618 missStateQueue(i) := m_refilled 619 missSlot(i).m_data := fromMSHR(i).bits.data 620 missSlot(i).m_corrupt := fromMSHR(i).bits.corrupt 621 } 622 623 624 when(s2_fire && missStateQueue(i) === m_refilled){ 625 missStateQueue(i) := m_wait_sec_miss 626 } 627 628 /*** Only the first cycle to check whether meet the secondary miss ***/ 629 when(missStateQueue(i) === m_wait_sec_miss){ 630 /*** The seondary req has been fix by this slot and another also hit || the secondary req for other cacheline and hit ***/ 631 when((slot_slove(i) && s2_fire) || (!slot_slove(i) && s2_fire) ) { 632 missStateQueue(i) := m_invalid 633 } 634 /*** The seondary req has been fix by this slot but another miss/f3 not ready || the seondary req for other cacheline and miss ***/ 635 .elsewhen((slot_slove(i) && !s2_fire && s2_valid) || (s2_valid && !slot_slove(i) && !s2_fire) ){ 636 missStateQueue(i) := m_check_final 637 } 638 } 639 640 when(missStateQueue(i) === m_check_final && toMSHR(i).fire()){ 641 missStateQueue(i) := m_valid 642 missSlot(i).m_vSetIdx := s2_req_vsetIdx(i) 643 missSlot(i).m_pTag := get_phy_tag(s2_req_paddr(i)) 644 }.elsewhen(missStateQueue(i) === m_check_final) { 645 missStateQueue(i) := m_invalid 646 } 647 } 648 649 io.prefetchEnable := false.B 650 io.prefetchDisable := false.B 651 when(toMSHR.map(_.valid).reduce(_||_)){ 652 missSwitchBit := true.B 653 io.prefetchEnable := true.B 654 }.elsewhen(missSwitchBit && s2_fetch_finish){ 655 missSwitchBit := false.B 656 io.prefetchDisable := true.B 657 } 658 659 660 val miss_all_fix = wait_state === wait_finish 661 662 s2_fetch_finish := ((s2_valid && s2_fixed_hit) || miss_all_fix || hit_0_except_1_latch || except_0_latch) 663 664 /** update replacement status register: 0 is hit access/ 1 is miss access */ 665 (touch_ways zip touch_sets).zipWithIndex.map{ case((t_w,t_s), i) => 666 t_s(0) := s2_req_vsetIdx(i) 667 t_w(0).valid := s2_valid && s2_port_hit(i) 668 t_w(0).bits := OHToUInt(s2_tag_match_vec(i)) 669 670 t_s(1) := s2_req_vsetIdx(i) 671 t_w(1).valid := s2_valid && !s2_port_hit(i) 672 t_w(1).bits := OHToUInt(s2_waymask(i)) 673 } 674 675 //** use hit one-hot select data 676 val s2_hit_datas = VecInit(s2_data_cacheline.zipWithIndex.map { case(bank, i) => 677 val port_hit_data = Mux1H(s2_tag_match_vec(i).asUInt, bank) 678 port_hit_data 679 }) 680 681 val s2_register_datas = Wire(Vec(2, UInt(blockBits.W))) 682 683 s2_register_datas.zipWithIndex.map{case(bank,i) => 684 // if(i == 0) bank := Mux(s2_port_hit(i), s2_hit_datas(i), Mux(miss_0_s2_0_latch,reservedRefillData(0), Mux(miss_1_s2_0_latch,reservedRefillData(1), missSlot(0).m_data))) 685 // else bank := Mux(s2_port_hit(i), s2_hit_datas(i), Mux(miss_0_s2_1_latch,reservedRefillData(0), Mux(miss_1_s2_1_latch,reservedRefillData(1), missSlot(1).m_data))) 686 if(i == 0) bank := Mux(miss_0_s2_0_latch,reservedRefillData(0), Mux(miss_1_s2_0_latch,reservedRefillData(1), missSlot(0).m_data)) 687 else bank := Mux(miss_0_s2_1_latch,reservedRefillData(0), Mux(miss_1_s2_1_latch,reservedRefillData(1), missSlot(1).m_data)) 688 } 689 690 /** response to IFU */ 691 692 (0 until PortNumber).map{ i => 693 if(i ==0) toIFU(i).valid := s2_fire 694 else toIFU(i).valid := s2_fire && s2_double_line 695 //when select is high, use sramData. Otherwise, use registerData. 696 toIFU(i).bits.registerData := s2_register_datas(i) 697 toIFU(i).bits.sramData := s2_hit_datas(i) 698 toIFU(i).bits.select := s2_port_hit(i) 699 toIFU(i).bits.paddr := s2_req_paddr(i) 700 toIFU(i).bits.vaddr := s2_req_vaddr(i) 701 toIFU(i).bits.tlbExcp.pageFault := s2_except_pf(i) 702 toIFU(i).bits.tlbExcp.accessFault := s2_except_tlb_af(i) || missSlot(i).m_corrupt || s2_except_pmp_af(i) 703 toIFU(i).bits.tlbExcp.mmio := s2_mmio 704 705 when(RegNext(s2_fire && missSlot(i).m_corrupt)){ 706 io.errors(i).valid := true.B 707 io.errors(i).report_to_beu := false.B // l2 should have report that to bus error unit, no need to do it again 708 io.errors(i).paddr := RegNext(s2_req_paddr(i)) 709 io.errors(i).source.tag := false.B 710 io.errors(i).source.data := false.B 711 io.errors(i).source.l2 := true.B 712 } 713 } 714 715 io.perfInfo.only_0_hit := only_0_hit_latch 716 io.perfInfo.only_0_miss := only_0_miss_latch 717 io.perfInfo.hit_0_hit_1 := hit_0_hit_1_latch 718 io.perfInfo.hit_0_miss_1 := hit_0_miss_1_latch 719 io.perfInfo.miss_0_hit_1 := miss_0_hit_1_latch 720 io.perfInfo.miss_0_miss_1 := miss_0_miss_1_latch 721 io.perfInfo.hit_0_except_1 := hit_0_except_1_latch 722 io.perfInfo.miss_0_except_1 := miss_0_except_1_latch 723 io.perfInfo.except_0 := except_0_latch 724 io.perfInfo.bank_hit(0) := only_0_miss_latch || hit_0_hit_1_latch || hit_0_miss_1_latch || hit_0_except_1_latch 725 io.perfInfo.bank_hit(1) := miss_0_hit_1_latch || hit_0_hit_1_latch 726 io.perfInfo.hit := hit_0_hit_1_latch || only_0_hit_latch || hit_0_except_1_latch || except_0_latch 727 728 /** <PERF> fetch bubble generated by icache miss*/ 729 730 XSPerfAccumulate("icache_bubble_s2_miss", s2_valid && !s2_fetch_finish ) 731 732} 733