1package xiangshan.backend.rename 2 3import chisel3._ 4import chisel3.util._ 5import xiangshan._ 6import utils.XSInfo 7 8class Rename extends XSModule { 9 val io = IO(new Bundle() { 10 val redirect = Flipped(ValidIO(new Redirect)) 11 val roqCommits = Vec(CommitWidth, Flipped(ValidIO(new RoqCommit))) 12 val wbIntResults = Vec(NRIntWritePorts, Flipped(ValidIO(new ExuOutput))) 13 val wbFpResults = Vec(NRFpWritePorts, Flipped(ValidIO(new ExuOutput))) 14 val intRfReadAddr = Vec(NRIntReadPorts, Input(UInt(PhyRegIdxWidth.W))) 15 val fpRfReadAddr = Vec(NRFpReadPorts, Input(UInt(PhyRegIdxWidth.W))) 16 val intPregRdy = Vec(NRIntReadPorts, Output(Bool())) 17 val fpPregRdy = Vec(NRFpReadPorts, Output(Bool())) 18 // set preg to busy when replay 19 val replayPregReq = Vec(ReplayWidth, Input(new ReplayPregReq)) 20 // from decode buffer 21 val in = Vec(RenameWidth, Flipped(DecoupledIO(new CfCtrl))) 22 // to dispatch1 23 val out = Vec(RenameWidth, DecoupledIO(new MicroOp)) 24 }) 25 26 def printRenameInfo(in: DecoupledIO[CfCtrl], out: DecoupledIO[MicroOp]) = { 27 XSInfo( 28 in.valid && in.ready, 29 p"pc:${Hexadecimal(in.bits.cf.pc)} in v:${in.valid} in rdy:${in.ready} " + 30 p"lsrc1:${in.bits.ctrl.lsrc1} -> psrc1:${out.bits.psrc1} " + 31 p"lsrc2:${in.bits.ctrl.lsrc2} -> psrc2:${out.bits.psrc2} " + 32 p"lsrc3:${in.bits.ctrl.lsrc3} -> psrc3:${out.bits.psrc3} " + 33 p"ldest:${in.bits.ctrl.ldest} -> pdest:${out.bits.pdest} " + 34 p"old_pdest:${out.bits.old_pdest} " + 35 p"out v:${out.valid} r:${out.ready}\n" 36 ) 37 } 38 39 for((x,y) <- io.in.zip(io.out)){ 40 printRenameInfo(x, y) 41 } 42 43 val fpFreeList, intFreeList = Module(new FreeList).io 44 val fpRat = Module(new RenameTable(float = true)).io 45 val intRat = Module(new RenameTable(float = false)).io 46 val fpBusyTable = Module(new BusyTable(NRFpReadPorts, NRFpWritePorts)).io 47 val intBusyTable = Module(new BusyTable(NRIntReadPorts, NRIntWritePorts)).io 48 49 fpFreeList.redirect := io.redirect 50 intFreeList.redirect := io.redirect 51 52 val flush = io.redirect.valid && (io.redirect.bits.isException || io.redirect.bits.isFlushPipe) // TODO: need check by JiaWei 53 fpRat.flush := flush 54 intRat.flush := flush 55 fpBusyTable.flush := flush 56 intBusyTable.flush := flush 57 58 def needDestReg[T <: CfCtrl](fp: Boolean, x: T): Bool = { 59 {if(fp) x.ctrl.fpWen else x.ctrl.rfWen && (x.ctrl.ldest =/= 0.U)} 60 } 61 62 val uops = Wire(Vec(RenameWidth, new MicroOp)) 63 64 uops.foreach( uop => { 65// uop.brMask := DontCare 66// uop.brTag := DontCare 67 uop.src1State := DontCare 68 uop.src2State := DontCare 69 uop.src3State := DontCare 70 uop.roqIdx := DontCare 71 uop.diffTestDebugLrScValid := DontCare 72 uop.lqIdx := DontCare 73 uop.sqIdx := DontCare 74 }) 75 76 var lastReady = WireInit(io.out(0).ready) 77 // debug assert 78 val outRdy = Cat(io.out.map(_.ready)) 79 assert(outRdy===0.U || outRdy.andR()) 80 for(i <- 0 until RenameWidth) { 81 uops(i).cf := io.in(i).bits.cf 82 uops(i).ctrl := io.in(i).bits.ctrl 83 uops(i).brTag := io.in(i).bits.brTag 84 85 val inValid = io.in(i).valid 86 87 // alloc a new phy reg 88 val needFpDest = inValid && needDestReg(fp = true, io.in(i).bits) 89 val needIntDest = inValid && needDestReg(fp = false, io.in(i).bits) 90 fpFreeList.allocReqs(i) := needFpDest && lastReady 91 intFreeList.allocReqs(i) := needIntDest && lastReady 92 val fpCanAlloc = fpFreeList.canAlloc(i) 93 val intCanAlloc = intFreeList.canAlloc(i) 94 val this_can_alloc = Mux( 95 needIntDest, 96 intCanAlloc, 97 Mux( 98 needFpDest, 99 fpCanAlloc, 100 true.B 101 ) 102 ) 103 io.in(i).ready := lastReady && this_can_alloc 104 105 // do checkpoints when a branch inst come 106 for(fl <- Seq(fpFreeList, intFreeList)){ 107 fl.cpReqs(i).valid := inValid 108 fl.cpReqs(i).bits := io.in(i).bits.brTag 109 } 110 111 lastReady = io.in(i).ready 112 113 uops(i).pdest := Mux(needIntDest, 114 intFreeList.pdests(i), 115 Mux( 116 uops(i).ctrl.ldest===0.U && uops(i).ctrl.rfWen, 117 0.U, fpFreeList.pdests(i) 118 ) 119 ) 120 121 io.out(i).valid := io.in(i).fire() 122 io.out(i).bits := uops(i) 123 124 // write rename table 125 def writeRat(fp: Boolean) = { 126 val rat = if(fp) fpRat else intRat 127 val freeList = if(fp) fpFreeList else intFreeList 128 val busyTable = if(fp) fpBusyTable else intBusyTable 129 // speculative inst write 130 val specWen = freeList.allocReqs(i) && freeList.canAlloc(i) 131 // walk back write 132 val commitDestValid = io.roqCommits(i).valid && needDestReg(fp, io.roqCommits(i).bits.uop) 133 val walkWen = commitDestValid && io.roqCommits(i).bits.isWalk 134 135 rat.specWritePorts(i).wen := specWen || walkWen 136 rat.specWritePorts(i).addr := Mux(specWen, uops(i).ctrl.ldest, io.roqCommits(i).bits.uop.ctrl.ldest) 137 rat.specWritePorts(i).wdata := Mux(specWen, freeList.pdests(i), io.roqCommits(i).bits.uop.old_pdest) 138 139 XSInfo(walkWen, 140 {if(fp) p"fp" else p"int "} + p"walk: pc:${Hexadecimal(io.roqCommits(i).bits.uop.cf.pc)}" + 141 p" ldest:${rat.specWritePorts(i).addr} old_pdest:${rat.specWritePorts(i).wdata}\n" 142 ) 143 144 rat.archWritePorts(i).wen := commitDestValid && !io.roqCommits(i).bits.isWalk 145 rat.archWritePorts(i).addr := io.roqCommits(i).bits.uop.ctrl.ldest 146 rat.archWritePorts(i).wdata := io.roqCommits(i).bits.uop.pdest 147 148 XSInfo(rat.archWritePorts(i).wen, 149 {if(fp) p"fp" else p"int "} + p" rat arch: ldest:${rat.archWritePorts(i).addr}" + 150 p" pdest:${rat.archWritePorts(i).wdata}\n" 151 ) 152 153 freeList.deallocReqs(i) := rat.archWritePorts(i).wen 154 freeList.deallocPregs(i) := io.roqCommits(i).bits.uop.old_pdest 155 156 // set phy reg status to busy 157 busyTable.allocPregs(i).valid := specWen 158 busyTable.allocPregs(i).bits := freeList.pdests(i) 159 } 160 161 writeRat(fp = false) 162 writeRat(fp = true) 163 164 // read rename table 165 def readRat(lsrcList: List[UInt], ldest: UInt, fp: Boolean) = { 166 val rat = if(fp) fpRat else intRat 167 val srcCnt = lsrcList.size 168 val psrcVec = Wire(Vec(srcCnt, UInt(PhyRegIdxWidth.W))) 169 val old_pdest = Wire(UInt(PhyRegIdxWidth.W)) 170 for(k <- 0 until srcCnt+1){ 171 val rportIdx = i * (srcCnt+1) + k 172 if(k != srcCnt){ 173 rat.readPorts(rportIdx).addr := lsrcList(k) 174 psrcVec(k) := rat.readPorts(rportIdx).rdata 175 } else { 176 rat.readPorts(rportIdx).addr := ldest 177 old_pdest := rat.readPorts(rportIdx).rdata 178 } 179 } 180 (psrcVec, old_pdest) 181 } 182 val lsrcList = List(uops(i).ctrl.lsrc1, uops(i).ctrl.lsrc2, uops(i).ctrl.lsrc3) 183 val ldest = uops(i).ctrl.ldest 184 val (intPhySrcVec, intOldPdest) = readRat(lsrcList.take(2), ldest, fp = false) 185 val (fpPhySrcVec, fpOldPdest) = readRat(lsrcList, ldest, fp = true) 186 uops(i).psrc1 := Mux(uops(i).ctrl.src1Type === SrcType.reg, intPhySrcVec(0), fpPhySrcVec(0)) 187 uops(i).psrc2 := Mux(uops(i).ctrl.src2Type === SrcType.reg, intPhySrcVec(1), fpPhySrcVec(1)) 188 uops(i).psrc3 := fpPhySrcVec(2) 189 uops(i).old_pdest := Mux(uops(i).ctrl.rfWen, intOldPdest, fpOldPdest) 190 } 191 192 193 def updateBusyTable(fp: Boolean) = { 194 val wbResults = if(fp) io.wbFpResults else io.wbIntResults 195 val busyTable = if(fp) fpBusyTable else intBusyTable 196 for((wb, setPhyRegRdy) <- wbResults.zip(busyTable.wbPregs)){ 197 setPhyRegRdy.valid := wb.valid && needDestReg(fp, wb.bits.uop) 198 setPhyRegRdy.bits := wb.bits.uop.pdest 199 } 200 } 201 202 updateBusyTable(false) 203 updateBusyTable(true) 204 205 intBusyTable.rfReadAddr <> io.intRfReadAddr 206 intBusyTable.pregRdy <> io.intPregRdy 207 for(i <- io.replayPregReq.indices){ 208 intBusyTable.replayPregs(i).valid := io.replayPregReq(i).isInt 209 fpBusyTable.replayPregs(i).valid := io.replayPregReq(i).isFp 210 intBusyTable.replayPregs(i).bits := io.replayPregReq(i).preg 211 fpBusyTable.replayPregs(i).bits := io.replayPregReq(i).preg 212 } 213 fpBusyTable.rfReadAddr <> io.fpRfReadAddr 214 fpBusyTable.pregRdy <> io.fpPregRdy 215} 216