backend/issue/DataArray.scala

/***************************************************************************************
* Copyright (c) 2020-2021 Institute of Computing Technology, Chinese Academy of Sciences
* Copyright (c) 2020-2021 Peng Cheng Laboratory
*
* XiangShan is licensed under Mulan PSL v2.
* You can use this software according to the terms and conditions of the Mulan PSL v2.
* You may obtain a copy of Mulan PSL v2 at:
*          http://license.coscl.org.cn/MulanPSL2
*
* THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND,
* EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT,
* MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
*
* See the Mulan PSL v2 for more details.
***************************************************************************************/

package xiangshan.backend.issue

import chipsalliance.rocketchip.config.Parameters
import chisel3._
import chisel3.util._
import utility._
import utils._
import xiangshan._
import xiangshan.backend.decode.{ImmUnion, Imm_LUI_LOAD}
import xiangshan.v2backend.Bundles.DynInst

class DataArrayReadIO(numEntries: Int, numSrc: Int, dataBits: Int)(implicit p: Parameters) extends XSBundle {
  val addr = Input(UInt(numEntries.W))
  val data = Vec(numSrc, Output(UInt(dataBits.W)))
}

class DataArrayWriteIO(numEntries: Int, numSrc: Int, dataBits: Int)(implicit p: Parameters) extends XSBundle {
  val enable = Input(Bool())
  val mask   = Vec(numSrc, Input(Bool()))
  val addr   = Input(UInt(numEntries.W))
  val data   = Vec(numSrc, Input(UInt(dataBits.W)))
}

class DataArrayMultiWriteIO(numEntries: Int, numSrc: Int, dataBits: Int)(implicit p: Parameters) extends XSBundle {
  val enable = Input(Bool())
  val addr   = Vec(numSrc, Input(UInt(numEntries.W)))
  val data   = Input(UInt(dataBits.W))
}

class DataArrayDelayedWriteIO(numEntries: Int, numSrc: Int, dataBits: Int)(implicit p: Parameters) extends XSBundle {
  val mask = Vec(numSrc, Input(Bool()))
  val addr = Input(UInt(numEntries.W))
  val data = Vec(numSrc, Input(UInt(dataBits.W)))
}

//class DataArrayIO(params: RSParams)(implicit p: Parameters) extends XSBundle {
//  val read = Vec(params.numDeq + 1, new DataArrayReadIO(params.numEntries, params.numSrc, params.dataBits))
//  val write = Vec(params.numEnq, new DataArrayWriteIO(params.numEntries, params.numSrc, params.dataBits))
//  val multiWrite = Vec(params.numWakeup, new DataArrayMultiWriteIO(params.numEntries, params.numSrc, params.dataBits))
////  val delayedWrite = if (params.delayedSrc) Vec(params.numEnq, new DataArrayDelayedWriteIO(params.numEntries, params.numSrc, params.dataBits)) else null
//}

//class DataArray(params: RSParams)(implicit p: Parameters) extends XSModule {
//  val io = IO(new DataArrayIO(params))
//
//  for (i <- 0 until params.numSrc) {
////    val delayedWen = if (params.delayedSrc) io.delayedWrite.map(_.mask(i)) else Seq()
////    val delayedWaddr = if (params.delayedSrc) io.delayedWrite.map(_.addr) else Seq()
////    val delayedWdata = if (params.delayedSrc) io.delayedWrite.map(_.data(i)) else Seq()
//
//    val wen = io.write.map(w => w.enable && w.mask(i)) ++ io.multiWrite.map(_.enable)
//    val waddr = io.write.map(_.addr) ++ io.multiWrite.map(_.addr(i))
//    val wdata = io.write.map(_.data(i)) ++ io.multiWrite.map(_.data)
//
//    val dataModule = Module(new AsyncRawDataModuleTemplate(UInt(params.dataBits.W), params.numEntries, io.read.length, wen.length))
//    dataModule.io.rvec := VecInit(io.read.map(_.addr))
//    io.read.map(_.data(i)).zip(dataModule.io.rdata).foreach{ case (d, r) => d := r }
//    dataModule.io.wen := wen
//    dataModule.io.wvec := waddr
//    dataModule.io.wdata := wdata
//
//    for (i <- 0 until params.numEntries) {
//      val w = VecInit(wen.indices.map(j => dataModule.io.wen(j) && dataModule.io.wvec(j)(i)))
//      XSError(RegNext(PopCount(w) > 1.U), s"why not OH $i?")
//      when(PopCount(w) > 1.U) {
//        XSDebug("ERROR: RS DataArray write overlap!\n")
//      }
//    }
//  }
//
//}

class ImmExtractor(numSrc: Int, dataBits: Int)(implicit p: Parameters) extends XSModule {
  val io = IO(new Bundle {
    val uop = Input(new DynInst)
    val data_in = Vec(numSrc, Input(UInt(dataBits.W)))
    val data_out = Vec(numSrc, Output(UInt(dataBits.W)))
  })
  io.data_out := io.data_in

  val jump_pc = IO(Input(UInt(VAddrBits.W)))
  val jalr_target = IO(Input(UInt(VAddrBits.W)))
  jump_pc <> DontCare
  jalr_target <> DontCare
}

class JumpImmExtractor(implicit p: Parameters) extends ImmExtractor(2, 64) {
  when (SrcType.isPc(io.uop.srcType(0))) {
    io.data_out(0) := SignExt(jump_pc, XLEN)
  }
  // when src1 is reg (like sfence's asid) do not let data_out(1) be the jalr_target
  when (SrcType.isPcOrImm(io.uop.srcType(1))) {
    io.data_out(1) := jalr_target
  }
}

class AluImmExtractor(implicit p: Parameters) extends ImmExtractor(2, 64) {
  when (SrcType.isImm(io.uop.srcType(1))) {
    val imm32 = Mux(io.uop.selImm === SelImm.IMM_VSETIVLI, ImmUnion.VSETIVLI.toImm32(io.uop.imm),
                  Mux(io.uop.selImm === SelImm.IMM_VSETVLI, ImmUnion.VSETVLI.toImm32(io.uop.imm),
                    Mux(io.uop.selImm === SelImm.IMM_U, ImmUnion.U.toImm32(io.uop.imm), ImmUnion.I.toImm32(io.uop.imm))))
    io.data_out(1) := SignExt(imm32, XLEN)
  }
}

class MduImmExtractor(implicit p: Parameters) extends ImmExtractor(2, 64) {
  when (SrcType.isImm(io.uop.srcType(1))) {
    val imm32 = ImmUnion.I.toImm32(io.uop.imm)
    io.data_out(1) := SignExt(imm32, XLEN)
  }
}

class LoadImmExtractor(implicit p: Parameters) extends ImmExtractor(1, 64) {
  when (SrcType.isImm(io.uop.srcType(0))) {
    io.data_out(0) := SignExt(Imm_LUI_LOAD().getLuiImm(io.uop), XLEN)
  }
}

//object ImmExtractor {
//  def apply(params: RSParams, uop: MicroOp, data_in: Vec[UInt])
//           (implicit p: Parameters) = {
//    val immExt = Module(params.subMod.immExtractorGen(params.numSrc, params.dataBits, p))
//    immExt.io.uop := uop
//    immExt.io.data_in := data_in
//
//    immExt.jalr_target <> DontCare
//    immExt.jump_pc <> DontCare
//    immExt
//  }
//}