1package xiangshan.backend 2 3import chipsalliance.rocketchip.config.Parameters 4import chisel3._ 5import chisel3.util._ 6import freechips.rocketchip.diplomacy.{LazyModule, LazyModuleImp} 7import utility.ZeroExt 8import xiangshan._ 9import xiangshan.backend.Bundles.{DynInst, IssueQueueIQWakeUpBundle, MemExuInput, MemExuOutput, LoadShouldCancel} 10import xiangshan.backend.ctrlblock.{DebugLSIO, LsTopdownInfo} 11import xiangshan.backend.datapath.DataConfig.{IntData, VecData} 12import xiangshan.backend.datapath.RdConfig.{IntRD, VfRD} 13import xiangshan.backend.datapath.WbConfig._ 14import xiangshan.backend.datapath._ 15import xiangshan.backend.exu.ExuBlock 16import xiangshan.backend.fu.vector.Bundles.{VConfig, VType} 17import xiangshan.backend.fu.{FenceIO, FenceToSbuffer, FuConfig, PerfCounterIO} 18import xiangshan.backend.issue.{CancelNetwork, Scheduler} 19import xiangshan.backend.rob.RobLsqIO 20import xiangshan.frontend.{FtqPtr, FtqRead} 21import xiangshan.mem.{LqPtr, LsqEnqIO, SqPtr} 22 23class Backend(val params: BackendParams)(implicit p: Parameters) extends LazyModule 24 with HasXSParameter { 25 26 /* Only update the idx in mem-scheduler here 27 * Idx in other schedulers can be updated the same way if needed 28 * 29 * Also note that we filter out the 'stData issue-queues' when counting 30 */ 31 for ((ibp, idx) <- params.memSchdParams.get.issueBlockParams.filter(iq => iq.StdCnt == 0).zipWithIndex) { 32 ibp.updateIdx(idx) 33 } 34 35 println(params.iqWakeUpParams) 36 37 for ((schdCfg, i) <- params.allSchdParams.zipWithIndex) { 38 schdCfg.bindBackendParam(params) 39 } 40 41 for ((iqCfg, i) <- params.allIssueParams.zipWithIndex) { 42 iqCfg.bindBackendParam(params) 43 } 44 45 for ((exuCfg, i) <- params.allExuParams.zipWithIndex) { 46 exuCfg.updateIQWakeUpConfigs(params.iqWakeUpParams) 47 exuCfg.updateExuIdx(i) 48 exuCfg.bindBackendParam(params) 49 } 50 51 println("[Backend] ExuConfigs:") 52 for (exuCfg <- params.allExuParams) { 53 val fuConfigs = exuCfg.fuConfigs 54 val wbPortConfigs = exuCfg.wbPortConfigs 55 val immType = exuCfg.immType 56 57 println("[Backend] " + 58 s"${exuCfg.name}: " + 59 s"${fuConfigs.map(_.name).mkString("fu(s): {", ",", "}")}, " + 60 s"${wbPortConfigs.mkString("wb: {", ",", "}")}, " + 61 s"${immType.map(SelImm.mkString(_)).mkString("imm: {", ",", "}")}, " + 62 s"latMax(${exuCfg.latencyValMax}), ${exuCfg.fuLatancySet.mkString("lat: {", ",", "}")}, " 63 ) 64 require( 65 wbPortConfigs.collectFirst { case x: IntWB => x }.nonEmpty == 66 fuConfigs.map(_.writeIntRf).reduce(_ || _), 67 "int wb port has no priority" 68 ) 69 require( 70 wbPortConfigs.collectFirst { case x: VfWB => x }.nonEmpty == 71 fuConfigs.map(x => x.writeFpRf || x.writeVecRf).reduce(_ || _), 72 "vec wb port has no priority" 73 ) 74 } 75 76 println(s"[Backend] all fu configs") 77 for (cfg <- FuConfig.allConfigs) { 78 println(s"[Backend] $cfg") 79 } 80 81 println(s"[Backend] Int RdConfigs: ExuName(Priority)") 82 for ((port, seq) <- params.getRdPortParams(IntData())) { 83 println(s"[Backend] port($port): ${seq.map(x => params.getExuName(x._1) + "(" + x._2.toString + ")").mkString(",")}") 84 } 85 86 println(s"[Backend] Int WbConfigs: ExuName(Priority)") 87 for ((port, seq) <- params.getWbPortParams(IntData())) { 88 println(s"[Backend] port($port): ${seq.map(x => params.getExuName(x._1) + "(" + x._2.toString + ")").mkString(",")}") 89 } 90 91 println(s"[Backend] Vf RdConfigs: ExuName(Priority)") 92 for ((port, seq) <- params.getRdPortParams(VecData())) { 93 println(s"[Backend] port($port): ${seq.map(x => params.getExuName(x._1) + "(" + x._2.toString + ")").mkString(",")}") 94 } 95 96 println(s"[Backend] Vf WbConfigs: ExuName(Priority)") 97 for ((port, seq) <- params.getWbPortParams(VecData())) { 98 println(s"[Backend] port($port): ${seq.map(x => params.getExuName(x._1) + "(" + x._2.toString + ")").mkString(",")}") 99 } 100 101 val ctrlBlock = LazyModule(new CtrlBlock(params)) 102 val intScheduler = params.intSchdParams.map(x => LazyModule(new Scheduler(x))) 103 val vfScheduler = params.vfSchdParams.map(x => LazyModule(new Scheduler(x))) 104 val memScheduler = params.memSchdParams.map(x => LazyModule(new Scheduler(x))) 105 val cancelNetwork = LazyModule(new CancelNetwork(params)) 106 val dataPath = LazyModule(new DataPath(params)) 107 val intExuBlock = params.intSchdParams.map(x => LazyModule(new ExuBlock(x))) 108 val vfExuBlock = params.vfSchdParams.map(x => LazyModule(new ExuBlock(x))) 109 val wbFuBusyTable = LazyModule(new WbFuBusyTable(params)) 110 111 lazy val module = new BackendImp(this) 112} 113 114class BackendImp(override val wrapper: Backend)(implicit p: Parameters) extends LazyModuleImp(wrapper) 115 with HasXSParameter { 116 implicit private val params = wrapper.params 117 118 val io = IO(new BackendIO()(p, wrapper.params)) 119 120 private val ctrlBlock = wrapper.ctrlBlock.module 121 private val intScheduler = wrapper.intScheduler.get.module 122 private val vfScheduler = wrapper.vfScheduler.get.module 123 private val memScheduler = wrapper.memScheduler.get.module 124 private val cancelNetwork = wrapper.cancelNetwork.module 125 private val dataPath = wrapper.dataPath.module 126 private val intExuBlock = wrapper.intExuBlock.get.module 127 private val vfExuBlock = wrapper.vfExuBlock.get.module 128 private val bypassNetwork = Module(new BypassNetwork) 129 private val wbDataPath = Module(new WbDataPath(params)) 130 private val wbFuBusyTable = wrapper.wbFuBusyTable.module 131 132 private val iqWakeUpMappedBundle: Map[Int, ValidIO[IssueQueueIQWakeUpBundle]] = ( 133 intScheduler.io.toSchedulers.wakeupVec ++ 134 vfScheduler.io.toSchedulers.wakeupVec ++ 135 memScheduler.io.toSchedulers.wakeupVec 136 ).map(x => (x.bits.exuIdx, x)).toMap 137 138 println(s"[Backend] iq wake up keys: ${iqWakeUpMappedBundle.keys}") 139 140 wbFuBusyTable.io.in.intSchdBusyTable := intScheduler.io.wbFuBusyTable 141 wbFuBusyTable.io.in.vfSchdBusyTable := vfScheduler.io.wbFuBusyTable 142 wbFuBusyTable.io.in.memSchdBusyTable := memScheduler.io.wbFuBusyTable 143 intScheduler.io.fromWbFuBusyTable.fuBusyTableRead := wbFuBusyTable.io.out.intRespRead 144 vfScheduler.io.fromWbFuBusyTable.fuBusyTableRead := wbFuBusyTable.io.out.vfRespRead 145 memScheduler.io.fromWbFuBusyTable.fuBusyTableRead := wbFuBusyTable.io.out.memRespRead 146 dataPath.io.wbConfictRead := wbFuBusyTable.io.out.wbConflictRead 147 148 wbDataPath.io.fromIntExu.flatten.filter(x => x.bits.params.writeIntRf) 149 150 private val vconfig = dataPath.io.vconfigReadPort.data 151 private val og1CancelVec: Vec[Bool] = dataPath.io.og1CancelVec 152 private val og0CancelVecFromDataPath: Vec[Bool] = dataPath.io.og0CancelVec 153 private val og0CancelVecFromCancelNet: Vec[Bool] = cancelNetwork.io.out.og0CancelVec 154 private val og0CancelVecFromFinalIssue: Vec[Bool] = Wire(chiselTypeOf(dataPath.io.og0CancelVec)) 155 private val og0CancelVec: Seq[Bool] = og0CancelVecFromDataPath.zip(og0CancelVecFromCancelNet).zip(og0CancelVecFromFinalIssue).map(x => x._1._1 | x._1._2 | x._2) 156 157 ctrlBlock.io.fromTop.hartId := io.fromTop.hartId 158 ctrlBlock.io.frontend <> io.frontend 159 ctrlBlock.io.fromWB.wbData <> wbDataPath.io.toCtrlBlock.writeback 160 ctrlBlock.io.fromMem.stIn <> io.mem.stIn 161 ctrlBlock.io.fromMem.violation <> io.mem.memoryViolation 162 ctrlBlock.io.lqCanAccept := io.mem.lqCanAccept 163 ctrlBlock.io.sqCanAccept := io.mem.sqCanAccept 164 ctrlBlock.io.csrCtrl <> intExuBlock.io.csrio.get.customCtrl 165 ctrlBlock.io.robio.csr.intrBitSet := intExuBlock.io.csrio.get.interrupt 166 ctrlBlock.io.robio.csr.trapTarget := intExuBlock.io.csrio.get.trapTarget 167 ctrlBlock.io.robio.csr.isXRet := intExuBlock.io.csrio.get.isXRet 168 ctrlBlock.io.robio.csr.wfiEvent := intExuBlock.io.csrio.get.wfi_event 169 ctrlBlock.io.robio.lsq <> io.mem.robLsqIO 170 ctrlBlock.io.robio.lsTopdownInfo <> io.mem.lsTopdownInfo 171 ctrlBlock.io.robio.debug_ls <> io.mem.debugLS 172 ctrlBlock.io.fromDataPath.vtype := vconfig(7, 0).asTypeOf(new VType) 173 174 intScheduler.io.fromTop.hartId := io.fromTop.hartId 175 intScheduler.io.fromCtrlBlock.flush := ctrlBlock.io.toIssueBlock.flush 176 intScheduler.io.fromCtrlBlock.pcVec := ctrlBlock.io.toIssueBlock.pcVec 177 intScheduler.io.fromCtrlBlock.targetVec := ctrlBlock.io.toIssueBlock.targetVec 178 intScheduler.io.fromDispatch.allocPregs <> ctrlBlock.io.toIssueBlock.allocPregs 179 intScheduler.io.fromDispatch.uops <> ctrlBlock.io.toIssueBlock.intUops 180 intScheduler.io.intWriteBack := wbDataPath.io.toIntPreg 181 intScheduler.io.vfWriteBack := 0.U.asTypeOf(intScheduler.io.vfWriteBack) 182 intScheduler.io.fromDataPath.resp := dataPath.io.toIntIQ 183 intScheduler.io.fromSchedulers.wakeupVec.foreach { wakeup => wakeup := iqWakeUpMappedBundle(wakeup.bits.exuIdx) } 184 intScheduler.io.fromDataPath.og0Cancel := og0CancelVec 185 intScheduler.io.fromDataPath.og1Cancel := og1CancelVec 186 intScheduler.io.ldCancel := io.mem.ldCancel 187 188 memScheduler.io.fromTop.hartId := io.fromTop.hartId 189 memScheduler.io.fromCtrlBlock.flush := ctrlBlock.io.toIssueBlock.flush 190 memScheduler.io.fromDispatch.allocPregs <> ctrlBlock.io.toIssueBlock.allocPregs 191 memScheduler.io.fromDispatch.uops <> ctrlBlock.io.toIssueBlock.memUops 192 memScheduler.io.intWriteBack := wbDataPath.io.toIntPreg 193 memScheduler.io.vfWriteBack := wbDataPath.io.toVfPreg 194 memScheduler.io.fromMem.get.scommit := io.mem.sqDeq 195 memScheduler.io.fromMem.get.lcommit := io.mem.lqDeq 196 memScheduler.io.fromMem.get.sqCancelCnt := io.mem.sqCancelCnt 197 memScheduler.io.fromMem.get.lqCancelCnt := io.mem.lqCancelCnt 198 memScheduler.io.fromMem.get.stIssuePtr := io.mem.stIssuePtr 199 memScheduler.io.fromMem.get.memWaitUpdateReq.staIssue.zip(io.mem.stIn).foreach { case (sink, source) => 200 sink.valid := source.valid 201 sink.bits.uop := 0.U.asTypeOf(sink.bits.uop) 202 sink.bits.uop.robIdx := source.bits.robIdx 203 } 204 memScheduler.io.fromDataPath.resp := dataPath.io.toMemIQ 205 memScheduler.io.fromMem.get.ldaFeedback := io.mem.ldaIqFeedback 206 memScheduler.io.fromMem.get.staFeedback := io.mem.staIqFeedback 207 memScheduler.io.fromSchedulers.wakeupVec.foreach { wakeup => wakeup := iqWakeUpMappedBundle(wakeup.bits.exuIdx) } 208 memScheduler.io.fromDataPath.og0Cancel := og0CancelVec 209 memScheduler.io.fromDataPath.og1Cancel := og1CancelVec 210 memScheduler.io.ldCancel := io.mem.ldCancel 211 212 vfScheduler.io.fromTop.hartId := io.fromTop.hartId 213 vfScheduler.io.fromCtrlBlock.flush := ctrlBlock.io.toIssueBlock.flush 214 vfScheduler.io.fromDispatch.allocPregs <> ctrlBlock.io.toIssueBlock.allocPregs 215 vfScheduler.io.fromDispatch.uops <> ctrlBlock.io.toIssueBlock.vfUops 216 vfScheduler.io.intWriteBack := 0.U.asTypeOf(vfScheduler.io.intWriteBack) 217 vfScheduler.io.vfWriteBack := wbDataPath.io.toVfPreg 218 vfScheduler.io.fromDataPath.resp := dataPath.io.toVfIQ 219 vfScheduler.io.fromSchedulers.wakeupVec.foreach { wakeup => wakeup := iqWakeUpMappedBundle(wakeup.bits.exuIdx) } 220 vfScheduler.io.fromDataPath.og0Cancel := og0CancelVec 221 vfScheduler.io.fromDataPath.og1Cancel := og1CancelVec 222 vfScheduler.io.ldCancel := io.mem.ldCancel 223 224 cancelNetwork.io.in.int <> intScheduler.io.toDataPath 225 cancelNetwork.io.in.vf <> vfScheduler.io.toDataPath 226 cancelNetwork.io.in.mem <> memScheduler.io.toDataPath 227 cancelNetwork.io.in.og0CancelVec := og0CancelVecFromDataPath.zip(og0CancelVecFromFinalIssue).map(x => x._1 || x._2) 228 cancelNetwork.io.in.og1CancelVec := og1CancelVec 229 intScheduler.io.fromCancelNetwork <> cancelNetwork.io.out.int 230 vfScheduler.io.fromCancelNetwork <> cancelNetwork.io.out.vf 231 memScheduler.io.fromCancelNetwork <> cancelNetwork.io.out.mem 232 233 dataPath.io.flush := ctrlBlock.io.toDataPath.flush 234 dataPath.io.vconfigReadPort.addr := ctrlBlock.io.toDataPath.vtypeAddr 235 236 dataPath.io.fromIntIQ <> intScheduler.io.toDataPathAfterDelay 237 dataPath.io.fromVfIQ <> vfScheduler.io.toDataPathAfterDelay 238 dataPath.io.fromMemIQ <> memScheduler.io.toDataPathAfterDelay 239 240 dataPath.io.ldCancel := io.mem.ldCancel 241 242 println(s"[Backend] wbDataPath.io.toIntPreg: ${wbDataPath.io.toIntPreg.size}, dataPath.io.fromIntWb: ${dataPath.io.fromIntWb.size}") 243 println(s"[Backend] wbDataPath.io.toVfPreg: ${wbDataPath.io.toVfPreg.size}, dataPath.io.fromFpWb: ${dataPath.io.fromVfWb.size}") 244 dataPath.io.fromIntWb := wbDataPath.io.toIntPreg 245 dataPath.io.fromVfWb := wbDataPath.io.toVfPreg 246 dataPath.io.debugIntRat := ctrlBlock.io.debug_int_rat 247 dataPath.io.debugFpRat := ctrlBlock.io.debug_fp_rat 248 dataPath.io.debugVecRat := ctrlBlock.io.debug_vec_rat 249 dataPath.io.debugVconfigRat := ctrlBlock.io.debug_vconfig_rat 250 251 bypassNetwork.io.fromDataPath.int <> dataPath.io.toIntExu 252 bypassNetwork.io.fromDataPath.vf <> dataPath.io.toFpExu 253 bypassNetwork.io.fromDataPath.mem <> dataPath.io.toMemExu 254 bypassNetwork.io.fromExus.connectExuOutput(_.int)(intExuBlock.io.out) 255 bypassNetwork.io.fromExus.connectExuOutput(_.vf)(vfExuBlock.io.out) 256 bypassNetwork.io.fromExus.mem.flatten.zip(io.mem.writeBack).foreach { case (sink, source) => 257 sink.valid := source.valid 258 sink.bits.pdest := source.bits.uop.pdest 259 sink.bits.data := source.bits.data 260 } 261 262 intExuBlock.io.flush := ctrlBlock.io.toExuBlock.flush 263 for (i <- 0 until intExuBlock.io.in.length) { 264 for (j <- 0 until intExuBlock.io.in(i).length) { 265 val shouldLdCancel = LoadShouldCancel(bypassNetwork.io.toExus.int(i)(j).bits.loadDependency, io.mem.ldCancel) 266 NewPipelineConnect( 267 bypassNetwork.io.toExus.int(i)(j), intExuBlock.io.in(i)(j), intExuBlock.io.in(i)(j).fire, 268 Mux( 269 bypassNetwork.io.toExus.int(i)(j).fire, 270 bypassNetwork.io.toExus.int(i)(j).bits.robIdx.needFlush(ctrlBlock.io.toExuBlock.flush) || shouldLdCancel, 271 intExuBlock.io.in(i)(j).bits.robIdx.needFlush(ctrlBlock.io.toExuBlock.flush) 272 ) 273 ) 274 } 275 } 276 277 private val csrio = intExuBlock.io.csrio.get 278 csrio.hartId := io.fromTop.hartId 279 csrio.perf.retiredInstr <> ctrlBlock.io.robio.csr.perfinfo.retiredInstr 280 csrio.perf.ctrlInfo <> ctrlBlock.io.perfInfo.ctrlInfo 281 csrio.perf.perfEventsCtrl <> ctrlBlock.getPerf 282 csrio.fpu.fflags := ctrlBlock.io.robio.csr.fflags 283 csrio.fpu.isIllegal := false.B // Todo: remove it 284 csrio.fpu.dirty_fs := ctrlBlock.io.robio.csr.dirty_fs 285 csrio.vpu <> 0.U.asTypeOf(csrio.vpu) // Todo 286 287 val debugVconfig = dataPath.io.debugVconfig.asTypeOf(new VConfig) 288 val debugVtype = VType.toVtypeStruct(debugVconfig.vtype).asUInt 289 val debugVl = debugVconfig.vl 290 csrio.vpu.set_vxsat := ctrlBlock.io.robio.csr.vxsat 291 csrio.vpu.set_vstart.valid := ctrlBlock.io.robio.csr.vcsrFlag 292 csrio.vpu.set_vstart.bits := 0.U 293 csrio.vpu.set_vtype.valid := ctrlBlock.io.robio.csr.vcsrFlag 294 csrio.vpu.set_vtype.bits := ZeroExt(debugVtype, XLEN) 295 csrio.vpu.set_vl.valid := ctrlBlock.io.robio.csr.vcsrFlag 296 csrio.vpu.set_vl.bits := ZeroExt(debugVl, XLEN) 297 csrio.exception := ctrlBlock.io.robio.exception 298 csrio.memExceptionVAddr := io.mem.exceptionVAddr 299 csrio.externalInterrupt := io.fromTop.externalInterrupt 300 csrio.distributedUpdate(0) := io.mem.csrDistributedUpdate 301 csrio.distributedUpdate(1) := io.frontendCsrDistributedUpdate 302 csrio.perf <> io.perf 303 private val fenceio = intExuBlock.io.fenceio.get 304 fenceio.disableSfence := csrio.disableSfence 305 io.fenceio <> fenceio 306 307 vfExuBlock.io.flush := ctrlBlock.io.toExuBlock.flush 308 for (i <- 0 until vfExuBlock.io.in.size) { 309 for (j <- 0 until vfExuBlock.io.in(i).size) { 310 val shouldLdCancel = LoadShouldCancel(bypassNetwork.io.toExus.vf(i)(j).bits.loadDependency, io.mem.ldCancel) 311 NewPipelineConnect( 312 bypassNetwork.io.toExus.vf(i)(j), vfExuBlock.io.in(i)(j), vfExuBlock.io.in(i)(j).fire, 313 Mux( 314 bypassNetwork.io.toExus.vf(i)(j).fire, 315 bypassNetwork.io.toExus.vf(i)(j).bits.robIdx.needFlush(ctrlBlock.io.toExuBlock.flush) || shouldLdCancel, 316 vfExuBlock.io.in(i)(j).bits.robIdx.needFlush(ctrlBlock.io.toExuBlock.flush) 317 ) 318 ) 319 320 vfExuBlock.io.in(i)(j).bits.vpu.foreach(_.vstart := csrio.vpu.vstart) 321 } 322 } 323 vfExuBlock.io.frm.foreach(_ := csrio.fpu.frm) 324 325 wbDataPath.io.flush := ctrlBlock.io.redirect 326 wbDataPath.io.fromTop.hartId := io.fromTop.hartId 327 wbDataPath.io.fromIntExu <> intExuBlock.io.out 328 wbDataPath.io.fromVfExu <> vfExuBlock.io.out 329 wbDataPath.io.fromMemExu.flatten.zip(io.mem.writeBack).foreach { case (sink, source) => 330 sink.valid := source.valid 331 source.ready := sink.ready 332 sink.bits.data := source.bits.data 333 sink.bits.pdest := source.bits.uop.pdest 334 sink.bits.robIdx := source.bits.uop.robIdx 335 sink.bits.intWen.foreach(_ := source.bits.uop.rfWen) 336 sink.bits.fpWen.foreach(_ := source.bits.uop.fpWen) 337 sink.bits.vecWen.foreach(_ := source.bits.uop.vecWen) 338 sink.bits.exceptionVec.foreach(_ := source.bits.uop.exceptionVec) 339 sink.bits.flushPipe.foreach(_ := source.bits.uop.flushPipe) 340 sink.bits.replay.foreach(_ := source.bits.uop.replayInst) 341 sink.bits.debug := source.bits.debug 342 sink.bits.debugInfo := 0.U.asTypeOf(sink.bits.debugInfo) 343 sink.bits.lqIdx.foreach(_ := source.bits.uop.lqIdx) 344 sink.bits.sqIdx.foreach(_ := source.bits.uop.sqIdx) 345 sink.bits.ftqIdx.foreach(_ := source.bits.uop.ftqPtr) 346 sink.bits.ftqOffset.foreach(_ := source.bits.uop.ftqOffset) 347 } 348 349 // to mem 350 private val memIssueParams = params.memSchdParams.get.issueBlockParams 351 private val memExuBlocksHasLDU = memIssueParams.map(_.exuBlockParams.map(_.fuConfigs.contains(FuConfig.LduCfg))) 352 private val toMem = Wire(bypassNetwork.io.toExus.mem.cloneType) 353 for (i <- toMem.indices) { 354 for (j <- toMem(i).indices) { 355 val shouldLdCancel = LoadShouldCancel(bypassNetwork.io.toExus.mem(i)(j).bits.loadDependency, io.mem.ldCancel) 356 val issueTimeout = 357 if (memExuBlocksHasLDU(i)(j)) 358 Counter(0 until 16, toMem(i)(j).valid && !toMem(i)(j).fire, bypassNetwork.io.toExus.mem(i)(j).fire)._2 359 else 360 false.B 361 362 if (memScheduler.io.loadFinalIssueResp(i).nonEmpty) { 363 memScheduler.io.loadFinalIssueResp(i)(j).valid := issueTimeout 364 memScheduler.io.loadFinalIssueResp(i)(j).bits.dataInvalidSqIdx := DontCare 365 memScheduler.io.loadFinalIssueResp(i)(j).bits.fuType := toMem(i)(j).bits.fuType 366 memScheduler.io.loadFinalIssueResp(i)(j).bits.respType := RSFeedbackType.fuBusy 367 memScheduler.io.loadFinalIssueResp(i)(j).bits.rfWen := toMem(i)(j).bits.rfWen.getOrElse(false.B) 368 memScheduler.io.loadFinalIssueResp(i)(j).bits.robIdx := toMem(i)(j).bits.robIdx 369 } 370 371 NewPipelineConnect( 372 bypassNetwork.io.toExus.mem(i)(j), toMem(i)(j), toMem(i)(j).fire, 373 Mux( 374 bypassNetwork.io.toExus.mem(i)(j).fire, 375 bypassNetwork.io.toExus.mem(i)(j).bits.robIdx.needFlush(ctrlBlock.io.toExuBlock.flush) || shouldLdCancel, 376 toMem(i)(j).bits.robIdx.needFlush(ctrlBlock.io.toExuBlock.flush) || issueTimeout 377 ) 378 ) 379 } 380 } 381 382 io.mem.redirect := ctrlBlock.io.redirect 383 io.mem.issueUops.zip(toMem.flatten).foreach { case (sink, source) => 384 sink.valid := source.valid 385 source.ready := sink.ready 386 sink.bits.iqIdx := source.bits.iqIdx 387 sink.bits.isFirstIssue := source.bits.isFirstIssue 388 sink.bits.uop := 0.U.asTypeOf(sink.bits.uop) 389 sink.bits.src := 0.U.asTypeOf(sink.bits.src) 390 sink.bits.src.zip(source.bits.src).foreach { case (l, r) => l := r} 391 sink.bits.deqPortIdx := source.bits.deqPortIdx.getOrElse(0.U) 392 sink.bits.uop.fuType := source.bits.fuType 393 sink.bits.uop.fuOpType := source.bits.fuOpType 394 sink.bits.uop.imm := source.bits.imm 395 sink.bits.uop.robIdx := source.bits.robIdx 396 sink.bits.uop.pdest := source.bits.pdest 397 sink.bits.uop.rfWen := source.bits.rfWen.getOrElse(false.B) 398 sink.bits.uop.fpWen := source.bits.fpWen.getOrElse(false.B) 399 sink.bits.uop.vecWen := source.bits.vecWen.getOrElse(false.B) 400 sink.bits.uop.flushPipe := source.bits.flushPipe.getOrElse(false.B) 401 sink.bits.uop.pc := source.bits.pc.getOrElse(0.U) 402 sink.bits.uop.lqIdx := source.bits.lqIdx.getOrElse(0.U.asTypeOf(new LqPtr)) 403 sink.bits.uop.sqIdx := source.bits.sqIdx.getOrElse(0.U.asTypeOf(new SqPtr)) 404 sink.bits.uop.ftqPtr := source.bits.ftqIdx.getOrElse(0.U.asTypeOf(new FtqPtr)) 405 sink.bits.uop.ftqOffset := source.bits.ftqOffset.getOrElse(0.U) 406 } 407 io.mem.loadFastMatch := memScheduler.io.toMem.get.loadFastMatch.map(_.fastMatch) 408 io.mem.loadFastImm := memScheduler.io.toMem.get.loadFastMatch.map(_.fastImm) 409 io.mem.tlbCsr := csrio.tlb 410 io.mem.csrCtrl := csrio.customCtrl 411 io.mem.sfence := fenceio.sfence 412 io.mem.isStoreException := CommitType.lsInstIsStore(ctrlBlock.io.robio.exception.bits.commitType) 413 require(io.mem.loadPcRead.size == params.LduCnt) 414 io.mem.loadPcRead.zipWithIndex.foreach { case (loadPcRead, i) => 415 loadPcRead.data := ctrlBlock.io.memLdPcRead(i).data 416 ctrlBlock.io.memLdPcRead(i).ptr := loadPcRead.ptr 417 ctrlBlock.io.memLdPcRead(i).offset := loadPcRead.offset 418 } 419 420 ctrlBlock.io.robio.robHeadLsIssue := io.mem.issueUops.map(deq => deq.fire && deq.bits.uop.robIdx === ctrlBlock.io.robio.robDeqPtr).reduce(_ || _) 421 422 // mem io 423 io.mem.lsqEnqIO <> memScheduler.io.memIO.get.lsqEnqIO 424 io.mem.robLsqIO <> ctrlBlock.io.robio.lsq 425 io.mem.toSbuffer <> fenceio.sbuffer 426 427 private val intFinalIssueBlock = intExuBlock.io.in.flatten.map(_ => false.B) 428 private val vfFinalIssueBlock = vfExuBlock.io.in.flatten.map(_ => false.B) 429 private val memFinalIssueBlock = io.mem.issueUops zip memExuBlocksHasLDU.flatten map { 430 case (out, isLdu) => 431 if (isLdu) RegNext(out.valid && !out.ready, false.B) 432 else false.B 433 } 434 og0CancelVecFromFinalIssue := intFinalIssueBlock ++ vfFinalIssueBlock ++ memFinalIssueBlock 435 436 io.frontendSfence := fenceio.sfence 437 io.frontendTlbCsr := csrio.tlb 438 io.frontendCsrCtrl := csrio.customCtrl 439 440 io.tlb <> csrio.tlb 441 442 io.csrCustomCtrl := csrio.customCtrl 443 444 dontTouch(memScheduler.io) 445 dontTouch(io.mem) 446 dontTouch(dataPath.io.toMemExu) 447 dontTouch(wbDataPath.io.fromMemExu) 448} 449 450class BackendMemIO(implicit p: Parameters, params: BackendParams) extends XSBundle { 451 // params alias 452 private val LoadQueueSize = VirtualLoadQueueSize 453 // In/Out // Todo: split it into one-direction bundle 454 val lsqEnqIO = Flipped(new LsqEnqIO) 455 val robLsqIO = new RobLsqIO 456 val toSbuffer = new FenceToSbuffer 457 val ldaIqFeedback = Vec(params.LduCnt, Flipped(new MemRSFeedbackIO)) 458 val staIqFeedback = Vec(params.StaCnt, Flipped(new MemRSFeedbackIO)) 459 val ldCancel = Vec(params.LduCnt, Flipped(new LoadCancelIO)) 460 val loadPcRead = Vec(params.LduCnt, Flipped(new FtqRead(UInt(VAddrBits.W)))) 461 462 // Input 463 val writeBack = MixedVec(Seq.fill(params.LduCnt + params.StaCnt * 2)(Flipped(DecoupledIO(new MemExuOutput()))) ++ Seq.fill(params.VlduCnt)(Flipped(DecoupledIO(new MemExuOutput(true))))) 464 465 val s3_delayed_load_error = Input(Vec(LoadPipelineWidth, Bool())) 466 val stIn = Input(Vec(params.StaCnt, ValidIO(new DynInst()))) 467 val memoryViolation = Flipped(ValidIO(new Redirect)) 468 val exceptionVAddr = Input(UInt(VAddrBits.W)) 469 val sqDeq = Input(UInt(log2Ceil(EnsbufferWidth + 1).W)) 470 val lqDeq = Input(UInt(log2Up(CommitWidth + 1).W)) 471 472 val lqCancelCnt = Input(UInt(log2Up(VirtualLoadQueueSize + 1).W)) 473 val sqCancelCnt = Input(UInt(log2Up(StoreQueueSize + 1).W)) 474 475 val lqCanAccept = Input(Bool()) 476 val sqCanAccept = Input(Bool()) 477 478 val otherFastWakeup = Flipped(Vec(params.LduCnt + 2 * params.StaCnt, ValidIO(new DynInst))) 479 val stIssuePtr = Input(new SqPtr()) 480 481 val csrDistributedUpdate = Flipped(new DistributedCSRUpdateReq) 482 483 val debugLS = Flipped(Output(new DebugLSIO)) 484 485 val lsTopdownInfo = Vec(params.LduCnt, Flipped(Output(new LsTopdownInfo))) 486 // Output 487 val redirect = ValidIO(new Redirect) // rob flush MemBlock 488 val issueUops = MixedVec(Seq.fill(params.LduCnt + params.StaCnt + params.StdCnt)(DecoupledIO(new MemExuInput())) ++ Seq.fill(params.VlduCnt)(DecoupledIO(new MemExuInput(true)))) 489 val loadFastMatch = Vec(params.LduCnt, Output(UInt(params.LduCnt.W))) 490 val loadFastImm = Vec(params.LduCnt, Output(UInt(12.W))) // Imm_I 491 492 val tlbCsr = Output(new TlbCsrBundle) 493 val csrCtrl = Output(new CustomCSRCtrlIO) 494 val sfence = Output(new SfenceBundle) 495 val isStoreException = Output(Bool()) 496} 497 498class BackendIO(implicit p: Parameters, params: BackendParams) extends XSBundle { 499 val fromTop = new Bundle { 500 val hartId = Input(UInt(8.W)) 501 val externalInterrupt = new ExternalInterruptIO 502 } 503 504 val toTop = new Bundle { 505 val cpuHalted = Output(Bool()) 506 } 507 508 val fenceio = new FenceIO 509 // Todo: merge these bundles into BackendFrontendIO 510 val frontend = Flipped(new FrontendToCtrlIO) 511 val frontendSfence = Output(new SfenceBundle) 512 val frontendCsrCtrl = Output(new CustomCSRCtrlIO) 513 val frontendTlbCsr = Output(new TlbCsrBundle) 514 // distributed csr write 515 val frontendCsrDistributedUpdate = Flipped(new DistributedCSRUpdateReq) 516 517 val mem = new BackendMemIO 518 519 val perf = Input(new PerfCounterIO) 520 521 val tlb = Output(new TlbCsrBundle) 522 523 val csrCustomCtrl = Output(new CustomCSRCtrlIO) 524} 525