xref: /XiangShan/src/main/scala/xiangshan/XSCore.scala (revision a5e60231c314c4e8c55b6d4ae737645947de5ada) 
1package xiangshan
2
3import chisel3._
4import chisel3.util._
5import top.Parameters
6import xiangshan.backend._
7import xiangshan.backend.dispatch.DispatchParameters
8import xiangshan.backend.exu.ExuParameters
9import xiangshan.backend.exu.Exu._
10import xiangshan.frontend._
11import xiangshan.mem._
12import xiangshan.backend.fu.HasExceptionNO
13import xiangshan.cache.{DCache,InstrUncache, DCacheParameters, ICache, ICacheParameters, L1plusCache, L1plusCacheParameters, PTW, Uncache, MemoryOpConstants, MissReq}
14import xiangshan.cache.prefetch._
15import chipsalliance.rocketchip.config
16import freechips.rocketchip.diplomacy.{AddressSet, LazyModule, LazyModuleImp}
17import freechips.rocketchip.tilelink.{TLBuffer, TLBundleParameters, TLCacheCork, TLClientNode, TLFilter, TLIdentityNode, TLToAXI4, TLWidthWidget, TLXbar}
18import freechips.rocketchip.devices.tilelink.{DevNullParams, TLError}
19import sifive.blocks.inclusivecache.{CacheParameters, InclusiveCache, InclusiveCacheMicroParameters}
20import freechips.rocketchip.amba.axi4.{AXI4Deinterleaver, AXI4Fragmenter, AXI4IdIndexer, AXI4IdentityNode, AXI4ToTL, AXI4UserYanker}
21import freechips.rocketchip.tile.HasFPUParameters
22import sifive.blocks.inclusivecache.PrefetcherIO
23import utils._
24
25object hartIdCore extends (() => Int) {
26  var x = 0
27  def apply(): Int = {
28    x = x + 1
29    x-1
30  }
31}
32
33case class XSCoreParameters
34(
35  XLEN: Int = 64,
36  HasMExtension: Boolean = true,
37  HasCExtension: Boolean = true,
38  HasDiv: Boolean = true,
39  HasICache: Boolean = true,
40  HasDCache: Boolean = true,
41  EnableStoreQueue: Boolean = true,
42  AddrBits: Int = 64,
43  VAddrBits: Int = 39,
44  PAddrBits: Int = 40,
45  HasFPU: Boolean = true,
46  FectchWidth: Int = 8,
47  EnableBPU: Boolean = true,
48  EnableBPD: Boolean = true,
49  EnableRAS: Boolean = true,
50  EnableLB: Boolean = false,
51  EnableLoop: Boolean = true,
52  EnableSC: Boolean = false,
53  HistoryLength: Int = 64,
54  BtbSize: Int = 2048,
55  JbtacSize: Int = 1024,
56  JbtacBanks: Int = 8,
57  RasSize: Int = 16,
58  CacheLineSize: Int = 512,
59  UBtbWays: Int = 16,
60  BtbWays: Int = 2,
61
62  EnableL1plusPrefetcher: Boolean = true,
63  IBufSize: Int = 32,
64  DecodeWidth: Int = 6,
65  RenameWidth: Int = 6,
66  CommitWidth: Int = 6,
67  BrqSize: Int = 32,
68  IssQueSize: Int = 12,
69  NRPhyRegs: Int = 160,
70  NRIntReadPorts: Int = 14,
71  NRIntWritePorts: Int = 8,
72  NRFpReadPorts: Int = 14,
73  NRFpWritePorts: Int = 8,
74  LoadQueueSize: Int = 64,
75  StoreQueueSize: Int = 48,
76  RoqSize: Int = 192,
77  dpParams: DispatchParameters = DispatchParameters(
78    IntDqSize = 32,
79    FpDqSize = 32,
80    LsDqSize = 32,
81    IntDqDeqWidth = 4,
82    FpDqDeqWidth = 4,
83    LsDqDeqWidth = 4
84  ),
85  exuParameters: ExuParameters = ExuParameters(
86    JmpCnt = 1,
87    AluCnt = 4,
88    MulCnt = 0,
89    MduCnt = 2,
90    FmacCnt = 4,
91    FmiscCnt = 2,
92    FmiscDivSqrtCnt = 0,
93    LduCnt = 2,
94    StuCnt = 2
95  ),
96  LoadPipelineWidth: Int = 2,
97  StorePipelineWidth: Int = 2,
98  StoreBufferSize: Int = 16,
99  RefillSize: Int = 512,
100  TlbEntrySize: Int = 32,
101  TlbSPEntrySize: Int = 4,
102  TlbL2EntrySize: Int = 256, // or 512
103  TlbL2SPEntrySize: Int = 16,
104  PtwL1EntrySize: Int = 16,
105  PtwL2EntrySize: Int = 256,
106  NumPerfCounters: Int = 16,
107  NrExtIntr: Int = 1
108)
109
110trait HasXSParameter {
111
112  val core = Parameters.get.coreParameters
113  val env = Parameters.get.envParameters
114
115  val XLEN = 64
116  val minFLen = 32
117  val fLen = 64
118  def xLen = 64
119  val HasMExtension = core.HasMExtension
120  val HasCExtension = core.HasCExtension
121  val HasDiv = core.HasDiv
122  val HasIcache = core.HasICache
123  val HasDcache = core.HasDCache
124  val EnableStoreQueue = core.EnableStoreQueue
125  val AddrBits = core.AddrBits // AddrBits is used in some cases
126  val VAddrBits = core.VAddrBits // VAddrBits is Virtual Memory addr bits
127  val PAddrBits = core.PAddrBits // PAddrBits is Phyical Memory addr bits
128  val AddrBytes = AddrBits / 8 // unused
129  val DataBits = XLEN
130  val DataBytes = DataBits / 8
131  val HasFPU = core.HasFPU
132  val FetchWidth = core.FectchWidth
133  val PredictWidth = FetchWidth * (if (HasCExtension) 2 else 1)
134  val EnableBPU = core.EnableBPU
135  val EnableBPD = core.EnableBPD // enable backing predictor(like Tage) in BPUStage3
136  val EnableRAS = core.EnableRAS
137  val EnableLB = core.EnableLB
138  val EnableLoop = core.EnableLoop
139  val EnableSC = core.EnableSC
140  val HistoryLength = core.HistoryLength
141  val BtbSize = core.BtbSize
142  // val BtbWays = 4
143  val BtbBanks = PredictWidth
144  // val BtbSets = BtbSize / BtbWays
145  val JbtacSize = core.JbtacSize
146  val JbtacBanks = core.JbtacBanks
147  val RasSize = core.RasSize
148  val CacheLineSize = core.CacheLineSize
149  val CacheLineHalfWord = CacheLineSize / 16
150  val ExtHistoryLength = HistoryLength + 64
151  val UBtbWays = core.UBtbWays
152  val BtbWays = core.BtbWays
153  val EnableL1plusPrefetcher = core.EnableL1plusPrefetcher
154  val IBufSize = core.IBufSize
155  val DecodeWidth = core.DecodeWidth
156  val RenameWidth = core.RenameWidth
157  val CommitWidth = core.CommitWidth
158  val BrqSize = core.BrqSize
159  val IssQueSize = core.IssQueSize
160  val BrTagWidth = log2Up(BrqSize)
161  val NRPhyRegs = core.NRPhyRegs
162  val PhyRegIdxWidth = log2Up(NRPhyRegs)
163  val RoqSize = core.RoqSize
164  val LoadQueueSize = core.LoadQueueSize
165  val StoreQueueSize = core.StoreQueueSize
166  val dpParams = core.dpParams
167  val exuParameters = core.exuParameters
168  val NRIntReadPorts = core.NRIntReadPorts
169  val NRIntWritePorts = core.NRIntWritePorts
170  val NRMemReadPorts = exuParameters.LduCnt + 2*exuParameters.StuCnt
171  val NRFpReadPorts = core.NRFpReadPorts
172  val NRFpWritePorts = core.NRFpWritePorts
173  val LoadPipelineWidth = core.LoadPipelineWidth
174  val StorePipelineWidth = core.StorePipelineWidth
175  val StoreBufferSize = core.StoreBufferSize
176  val RefillSize = core.RefillSize
177  val DTLBWidth = core.LoadPipelineWidth + core.StorePipelineWidth
178  val TlbEntrySize = core.TlbEntrySize
179  val TlbSPEntrySize = core.TlbSPEntrySize
180  val TlbL2EntrySize = core.TlbL2EntrySize
181  val TlbL2SPEntrySize = core.TlbL2SPEntrySize
182  val PtwL1EntrySize = core.PtwL1EntrySize
183  val PtwL2EntrySize = core.PtwL2EntrySize
184  val NumPerfCounters = core.NumPerfCounters
185  val NrExtIntr = core.NrExtIntr
186
187  val icacheParameters = ICacheParameters(
188    tagECC = Some("parity"),
189    dataECC = Some("parity"),
190    replacer = Some("setlru"),
191    nMissEntries = 2
192  )
193
194  val l1plusCacheParameters = L1plusCacheParameters(
195    tagECC = Some("secded"),
196    dataECC = Some("secded"),
197    nMissEntries = 8
198  )
199
200  val dcacheParameters = DCacheParameters(
201    tagECC = Some("secded"),
202    dataECC = Some("secded"),
203    nMissEntries = 16,
204    nProbeEntries = 16,
205    nReleaseEntries = 16,
206    nStoreReplayEntries = 16
207  )
208
209  val LRSCCycles = 100
210
211
212  // cache hierarchy configurations
213  val l1BusDataWidth = 256
214
215  // L2 configurations
216  val L1BusWidth = 256
217  val L2Size = 512 * 1024 // 512KB
218  val L2BlockSize = 64
219  val L2NWays = 8
220  val L2NSets = L2Size / L2BlockSize / L2NWays
221
222  // L3 configurations
223  val L2BusWidth = 256
224  val L3Size = 4 * 1024 * 1024 // 4MB
225  val L3BlockSize = 64
226  val L3NBanks = 4
227  val L3NWays = 8
228  val L3NSets = L3Size / L3BlockSize / L3NBanks / L3NWays
229
230  // on chip network configurations
231  val L3BusWidth = 256
232
233  // icache prefetcher
234  val l1plusPrefetcherParameters = L1plusPrefetcherParameters(
235    enable = true,
236    _type = "stream",
237    streamParams = StreamPrefetchParameters(
238      streamCnt = 2,
239      streamSize = 4,
240      ageWidth = 4,
241      blockBytes = l1plusCacheParameters.blockBytes,
242      reallocStreamOnMissInstantly = true,
243      cacheName = "icache"
244    )
245  )
246
247  // dcache prefetcher
248  val l2PrefetcherParameters = L2PrefetcherParameters(
249    enable = true,
250    _type = "bop",// "stream" or "bop"
251    streamParams = StreamPrefetchParameters(
252      streamCnt = 4,
253      streamSize = 4,
254      ageWidth = 4,
255      blockBytes = L2BlockSize,
256      reallocStreamOnMissInstantly = true,
257      cacheName = "dcache"
258    ),
259    bopParams = BOPParameters(
260      rrTableEntries = 256,
261      rrTagBits = 12,
262      scoreBits = 5,
263      roundMax = 50,
264      badScore = 1,
265      blockBytes = L2BlockSize,
266      nEntries = dcacheParameters.nMissEntries * 2 // TODO: this is too large
267    ),
268  )
269}
270
271trait HasXSLog { this: RawModule =>
272  implicit val moduleName: String = this.name
273}
274
275abstract class XSModule extends MultiIOModule
276  with HasXSParameter
277  with HasExceptionNO
278  with HasXSLog
279  with HasFPUParameters
280{
281  def io: Record
282}
283
284//remove this trait after impl module logic
285trait NeedImpl { this: RawModule =>
286  override protected def IO[T <: Data](iodef: T): T = {
287    println(s"[Warn]: (${this.name}) please reomve 'NeedImpl' after implement this module")
288    val io = chisel3.experimental.IO(iodef)
289    io <> DontCare
290    io
291  }
292}
293
294abstract class XSBundle extends Bundle
295  with HasXSParameter
296
297case class EnviromentParameters
298(
299  FPGAPlatform: Boolean = true,
300  EnableDebug: Boolean = false,
301  EnablePerfDebug: Boolean = false,
302  DualCoreDifftest: Boolean = false
303)
304
305// object AddressSpace extends HasXSParameter {
306//   // (start, size)
307//   // address out of MMIO will be considered as DRAM
308//   def mmio = List(
309//     (0x00000000L, 0x40000000L),  // internal devices, such as CLINT and PLIC
310//     (0x40000000L, 0x40000000L)   // external devices
311//   )
312
313//   def isMMIO(addr: UInt): Bool = mmio.map(range => {
314//     require(isPow2(range._2))
315//     val bits = log2Up(range._2)
316//     (addr ^ range._1.U)(PAddrBits-1, bits) === 0.U
317//   }).reduce(_ || _)
318// }
319
320
321
322class XSCore()(implicit p: config.Parameters) extends LazyModule
323  with HasXSParameter
324  with HasExeBlockHelper
325{
326
327  // to fast wake up fp, mem rs
328  val intBlockFastWakeUpFp = intExuConfigs.filter(fpFastFilter)
329  val intBlockSlowWakeUpFp = intExuConfigs.filter(fpSlowFilter)
330  val intBlockFastWakeUpInt = intExuConfigs.filter(intFastFilter)
331  val intBlockSlowWakeUpInt = intExuConfigs.filter(intSlowFilter)
332
333  val fpBlockFastWakeUpFp = fpExuConfigs.filter(fpFastFilter)
334  val fpBlockSlowWakeUpFp = fpExuConfigs.filter(fpSlowFilter)
335  val fpBlockFastWakeUpInt = fpExuConfigs.filter(intFastFilter)
336  val fpBlockSlowWakeUpInt = fpExuConfigs.filter(intSlowFilter)
337
338  // outer facing nodes
339  val frontend = LazyModule(new Frontend())
340  val l1pluscache = LazyModule(new L1plusCache())
341  val ptw = LazyModule(new PTW())
342  val l2Prefetcher = LazyModule(new L2Prefetcher())
343  val memBlock = LazyModule(new MemBlock(
344    fastWakeUpIn = intBlockFastWakeUpInt ++ intBlockFastWakeUpFp ++ fpBlockFastWakeUpInt ++ fpBlockFastWakeUpFp,
345    slowWakeUpIn = intBlockSlowWakeUpInt ++ intBlockSlowWakeUpFp ++ fpBlockSlowWakeUpInt ++ fpBlockSlowWakeUpFp,
346    fastFpOut = Seq(),
347    slowFpOut = loadExuConfigs,
348    fastIntOut = Seq(),
349    slowIntOut = loadExuConfigs
350  ))
351
352  lazy val module = new XSCoreImp(this)
353}
354
355class XSCoreImp(outer: XSCore) extends LazyModuleImp(outer)
356  with HasXSParameter
357  with HasExeBlockHelper
358{
359  val io = IO(new Bundle {
360    val externalInterrupt = new ExternalInterruptIO
361    val l2ToPrefetcher = Flipped(new PrefetcherIO(PAddrBits))
362  })
363
364  val difftestIO = IO(new DifftestBundle())
365  difftestIO <> DontCare
366
367  val trapIO = IO(new TrapIO())
368  trapIO <> DontCare
369
370  println(s"FPGAPlatform:${env.FPGAPlatform} EnableDebug:${env.EnableDebug}")
371  AddressSpace.printMemmap()
372
373  // to fast wake up fp, mem rs
374  val intBlockFastWakeUpFp = intExuConfigs.filter(fpFastFilter)
375  val intBlockSlowWakeUpFp = intExuConfigs.filter(fpSlowFilter)
376  val intBlockFastWakeUpInt = intExuConfigs.filter(intFastFilter)
377  val intBlockSlowWakeUpInt = intExuConfigs.filter(intSlowFilter)
378
379  val fpBlockFastWakeUpFp = fpExuConfigs.filter(fpFastFilter)
380  val fpBlockSlowWakeUpFp = fpExuConfigs.filter(fpSlowFilter)
381  val fpBlockFastWakeUpInt = fpExuConfigs.filter(intFastFilter)
382  val fpBlockSlowWakeUpInt = fpExuConfigs.filter(intSlowFilter)
383
384  val ctrlBlock = Module(new CtrlBlock)
385  val integerBlock = Module(new IntegerBlock(
386    fastWakeUpIn = fpBlockFastWakeUpInt,
387    slowWakeUpIn = fpBlockSlowWakeUpInt ++ loadExuConfigs,
388    fastFpOut = intBlockFastWakeUpFp,
389    slowFpOut = intBlockSlowWakeUpFp,
390    fastIntOut = intBlockFastWakeUpInt,
391    slowIntOut = intBlockSlowWakeUpInt
392  ))
393  val floatBlock = Module(new FloatBlock(
394    fastWakeUpIn = intBlockFastWakeUpFp,
395    slowWakeUpIn = intBlockSlowWakeUpFp ++ loadExuConfigs,
396    fastFpOut = fpBlockFastWakeUpFp,
397    slowFpOut = fpBlockSlowWakeUpFp,
398    fastIntOut = fpBlockFastWakeUpInt,
399    slowIntOut = fpBlockSlowWakeUpInt
400  ))
401
402  val frontend = outer.frontend.module
403  val memBlock = outer.memBlock.module
404  val l1pluscache = outer.l1pluscache.module
405  val ptw = outer.ptw.module
406  val l2Prefetcher = outer.l2Prefetcher.module
407
408  frontend.io.backend <> ctrlBlock.io.frontend
409  frontend.io.sfence <> integerBlock.io.fenceio.sfence
410  frontend.io.tlbCsr <> integerBlock.io.csrio.tlb
411
412  frontend.io.icacheMemAcq <> l1pluscache.io.req
413  l1pluscache.io.resp <> frontend.io.icacheMemGrant
414  l1pluscache.io.flush := frontend.io.l1plusFlush
415  frontend.io.fencei := integerBlock.io.fenceio.fencei
416
417  ctrlBlock.io.fromIntBlock <> integerBlock.io.toCtrlBlock
418  ctrlBlock.io.fromFpBlock <> floatBlock.io.toCtrlBlock
419  ctrlBlock.io.fromLsBlock <> memBlock.io.toCtrlBlock
420  ctrlBlock.io.toIntBlock <> integerBlock.io.fromCtrlBlock
421  ctrlBlock.io.toFpBlock <> floatBlock.io.fromCtrlBlock
422  ctrlBlock.io.toLsBlock <> memBlock.io.fromCtrlBlock
423
424  integerBlock.io.wakeUpIn.fastUops <> floatBlock.io.wakeUpIntOut.fastUops
425  integerBlock.io.wakeUpIn.fast <> floatBlock.io.wakeUpIntOut.fast
426  integerBlock.io.wakeUpIn.slow <> floatBlock.io.wakeUpIntOut.slow ++ memBlock.io.wakeUpIntOut.slow
427  integerBlock.io.toMemBlock <> memBlock.io.fromIntBlock
428
429  floatBlock.io.wakeUpIn.fastUops <> integerBlock.io.wakeUpFpOut.fastUops
430  floatBlock.io.wakeUpIn.fast <> integerBlock.io.wakeUpFpOut.fast
431  floatBlock.io.wakeUpIn.slow <> integerBlock.io.wakeUpFpOut.slow ++ memBlock.io.wakeUpFpOut.slow
432  floatBlock.io.toMemBlock <> memBlock.io.fromFpBlock
433
434
435  integerBlock.io.wakeUpIntOut.fast.map(_.ready := true.B)
436  integerBlock.io.wakeUpIntOut.slow.map(_.ready := true.B)
437  floatBlock.io.wakeUpFpOut.fast.map(_.ready := true.B)
438  floatBlock.io.wakeUpFpOut.slow.map(_.ready := true.B)
439
440  val wakeUpMem = Seq(
441    integerBlock.io.wakeUpIntOut,
442    integerBlock.io.wakeUpFpOut,
443    floatBlock.io.wakeUpIntOut,
444    floatBlock.io.wakeUpFpOut
445  )
446  memBlock.io.wakeUpIn.fastUops <> wakeUpMem.flatMap(_.fastUops)
447  memBlock.io.wakeUpIn.fast <> wakeUpMem.flatMap(w => w.fast.map(f => {
448	val raw = WireInit(f)
449	raw
450  }))
451  memBlock.io.wakeUpIn.slow <> wakeUpMem.flatMap(w => w.slow.map(s => {
452	val raw = WireInit(s)
453	raw
454  }))
455
456  integerBlock.io.csrio.fflags <> ctrlBlock.io.roqio.toCSR.fflags
457  integerBlock.io.csrio.dirty_fs <> ctrlBlock.io.roqio.toCSR.dirty_fs
458  integerBlock.io.csrio.exception <> ctrlBlock.io.roqio.exception
459  integerBlock.io.csrio.isInterrupt <> ctrlBlock.io.roqio.isInterrupt
460  integerBlock.io.csrio.trapTarget <> ctrlBlock.io.roqio.toCSR.trapTarget
461  integerBlock.io.csrio.interrupt <> ctrlBlock.io.roqio.toCSR.intrBitSet
462  integerBlock.io.csrio.memExceptionVAddr <> memBlock.io.lsqio.exceptionAddr.vaddr
463  integerBlock.io.csrio.externalInterrupt <> io.externalInterrupt
464  integerBlock.io.csrio.tlb <> memBlock.io.tlbCsr
465  integerBlock.io.csrio.perfinfo <> ctrlBlock.io.roqio.toCSR.perfinfo
466  integerBlock.io.fenceio.sfence <> memBlock.io.sfence
467  integerBlock.io.fenceio.sbuffer <> memBlock.io.fenceToSbuffer
468
469  floatBlock.io.frm <> integerBlock.io.csrio.frm
470
471  memBlock.io.lsqio.roq <> ctrlBlock.io.roqio.lsq
472  memBlock.io.lsqio.exceptionAddr.lsIdx.lqIdx := ctrlBlock.io.roqio.exception.bits.lqIdx
473  memBlock.io.lsqio.exceptionAddr.lsIdx.sqIdx := ctrlBlock.io.roqio.exception.bits.sqIdx
474  memBlock.io.lsqio.exceptionAddr.isStore := CommitType.lsInstIsStore(ctrlBlock.io.roqio.exception.bits.ctrl.commitType)
475
476  ptw.io.tlb(0) <> memBlock.io.ptw
477  ptw.io.tlb(1) <> frontend.io.ptw
478  ptw.io.sfence <> integerBlock.io.fenceio.sfence
479  ptw.io.csr    <> integerBlock.io.csrio.tlb
480
481  val l2PrefetcherIn = Wire(Decoupled(new MissReq))
482  if (l2PrefetcherParameters.enable && l2PrefetcherParameters._type == "bop") {
483    l2PrefetcherIn.valid := io.l2ToPrefetcher.acquire.valid
484    l2PrefetcherIn.bits := DontCare
485    l2PrefetcherIn.bits.addr := io.l2ToPrefetcher.acquire.bits.address
486    l2PrefetcherIn.bits.cmd := Mux(io.l2ToPrefetcher.acquire.bits.write, MemoryOpConstants.M_XWR, MemoryOpConstants.M_XRD)
487  } else {
488    l2PrefetcherIn <> memBlock.io.toDCachePrefetch
489  }
490  l2Prefetcher.io.in <> l2PrefetcherIn
491
492  if (!env.FPGAPlatform) {
493    val debugIntReg, debugFpReg = WireInit(VecInit(Seq.fill(32)(0.U(XLEN.W))))
494    ExcitingUtils.addSink(debugIntReg, "DEBUG_INT_ARCH_REG", ExcitingUtils.Debug)
495    ExcitingUtils.addSink(debugFpReg, "DEBUG_FP_ARCH_REG", ExcitingUtils.Debug)
496    val debugArchReg = WireInit(VecInit(debugIntReg ++ debugFpReg))
497    ExcitingUtils.addSource(debugArchReg, "difftestRegs", ExcitingUtils.Debug)
498  }
499
500  if (env.DualCoreDifftest) {
501    val id = hartIdCore()
502    difftestIO.fromSbuffer <> memBlock.difftestIO.fromSbuffer
503    difftestIO.fromSQ <> memBlock.difftestIO.fromSQ
504    difftestIO.fromCSR <> integerBlock.difftestIO.fromCSR
505    difftestIO.fromRoq <> ctrlBlock.difftestIO.fromRoq
506    trapIO <> ctrlBlock.trapIO
507
508    val debugIntReg, debugFpReg = WireInit(VecInit(Seq.fill(32)(0.U(XLEN.W))))
509    ExcitingUtils.addSink(debugIntReg, s"DEBUG_INT_ARCH_REG$id", ExcitingUtils.Debug)
510    ExcitingUtils.addSink(debugFpReg, s"DEBUG_FP_ARCH_REG$id", ExcitingUtils.Debug)
511    val debugArchReg = WireInit(VecInit(debugIntReg ++ debugFpReg))
512    difftestIO.fromXSCore.r := debugArchReg
513  }
514
515}
516