Searched +full:meson +full:- +full:mx +full:- +full:ao +full:- +full:arc (Results 1 – 7 of 7) sorted by relevance
/linux-6.14.4/Documentation/devicetree/bindings/remoteproc/ |
D | amlogic,meson-mx-ao-arc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/remoteproc/amlogic,meson-mx-ao-arc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Amlogic Meson AO ARC Remote Processor 10 Amlogic Meson6, Meson8, Meson8b and Meson8m2 SoCs embed an ARC core 11 controller for always-on operations, typically used for managing 12 system suspend. Meson6 and older use a ARC core based on the ARCv1 13 ISA, while Meson8, Meson8b and Meson8m2 use an ARC EM4 (ARCv2 ISA) 17 - Martin Blumenstingl <[email protected]> [all …]
|
/linux-6.14.4/drivers/remoteproc/ |
D | meson_mx_ao_arc.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 60 struct meson_mx_ao_arc_rproc_priv *priv = rproc->priv; in meson_mx_ao_arc_rproc_start() 65 ret = clk_prepare_enable(priv->arc_pclk); in meson_mx_ao_arc_rproc_start() 70 priv->sram_pa >> 14); in meson_mx_ao_arc_rproc_start() 71 writel(tmp, priv->remap_base + AO_REMAP_REG0); in meson_mx_ao_arc_rproc_start() 74 * The SRAM content as seen by the ARC core always starts at 0x0 in meson_mx_ao_arc_rproc_start() 80 writel(0x0, priv->remap_base + AO_REMAP_REG1); in meson_mx_ao_arc_rproc_start() 82 regmap_update_bits(priv->secbus2_regmap, AO_SECURE_REG0, in meson_mx_ao_arc_rproc_start() 85 priv->sram_pa >> 12)); in meson_mx_ao_arc_rproc_start() 87 ret = reset_control_reset(priv->arc_reset); in meson_mx_ao_arc_rproc_start() [all …]
|
/linux-6.14.4/arch/arm/boot/dts/amlogic/ |
D | meson8.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 OR MIT 6 #include <dt-bindings/clock/meson8-ddr-clkc.h> 7 #include <dt-bindings/clock/meson8b-clkc.h> 8 #include <dt-bindings/gpio/meson8-gpio.h> 9 #include <dt-bindings/power/meson8-power.h> 10 #include <dt-bindings/reset/amlogic,meson8b-clkc-reset.h> 11 #include <dt-bindings/reset/amlogic,meson8b-reset.h> 12 #include <dt-bindings/thermal/thermal.h> 13 #include "meson.dtsi" 20 #address-cells = <1>; [all …]
|
D | meson8b.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 OR MIT 7 #include <dt-bindings/clock/meson8-ddr-clkc.h> 8 #include <dt-bindings/clock/meson8b-clkc.h> 9 #include <dt-bindings/gpio/meson8b-gpio.h> 10 #include <dt-bindings/power/meson8-power.h> 11 #include <dt-bindings/reset/amlogic,meson8b-reset.h> 12 #include <dt-bindings/reset/amlogic,meson8b-clkc-reset.h> 13 #include <dt-bindings/thermal/thermal.h> 14 #include "meson.dtsi" 18 #address-cells = <1>; [all …]
|
D | meson.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 OR MIT 6 #include <dt-bindings/interrupt-controller/irq.h> 7 #include <dt-bindings/interrupt-controller/arm-gic.h> 8 #include <dt-bindings/sound/meson-aiu.h> 11 #address-cells = <1>; 12 #size-cells = <1>; 13 interrupt-parent = <&gic>; 15 iio-hwmon { 16 compatible = "iio-hwmon"; 17 io-channels = <&saradc 8>; [all …]
|
/linux-6.14.4/Documentation/devicetree/bindings/arm/amlogic/ |
D | amlogic,meson-mx-secbus2.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/arm/amlogic/amlogic,meson-mx-secbus2.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Martin Blumenstingl <[email protected]> 14 contains registers for various IP blocks such as pin-controller bits for 15 the BSD_EN and TEST_N GPIOs as well as some AO ARC core control bits. 23 - enum: 24 - amlogic,meson8-secbus2 25 - amlogic,meson8b-secbus2 [all …]
|
/linux-6.14.4/ |
D | MAINTAINERS | 5 --------------------------------------------------- 21 W: *Web-page* with status/info 23 B: URI for where to file *bugs*. A web-page with detailed bug 28 patches to the given subsystem. This is either an in-tree file, 29 or a URI. See Documentation/maintainer/maintainer-entry-profile.rst 46 N: [^a-z]tegra all files whose path contains tegra 64 ---------------- 83 3WARE SAS/SATA-RAID SCSI DRIVERS (3W-XXXX, 3W-9XXX, 3W-SAS) 85 L: linux-[email protected] 88 F: drivers/scsi/3w-* [all …]
|