/linux-6.14.4/arch/parisc/kernel/ |
D | signal32.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 2 /* Signal support for 32-bit kernel builds 4 * Copyright (C) 2001 Matthew Wilcox <willy at parisc-linux.org> 5 * Copyright (C) 2006 Kyle McMartin <kyle at parisc-linux.org> 44 /* When loading 32-bit values into 64-bit registers make in restore_sigcontext32() 45 sure to clear the upper 32-bits */ in restore_sigcontext32() 50 err |= __get_user(compat_reg,&sc->sc_gr[regn]); in restore_sigcontext32() 51 regs->gr[regn] = compat_reg; in restore_sigcontext32() 52 /* Load upper half */ in restore_sigcontext32() 53 err |= __get_user(compat_regt,&rf->rf_gr[regn]); in restore_sigcontext32() [all …]
|
/linux-6.14.4/include/uapi/linux/ |
D | mii.h | 1 /* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */ 3 * linux/mii.h: definitions for MII-compatible transceivers 23 #define MII_CTRL1000 0x09 /* 1000BASE-T control */ 24 #define MII_STAT1000 0x0a /* 1000BASE-T status */ 30 #define MII_NWAYTEST 0x14 /* N-way auto-neg test reg */ 55 #define BMSR_ERCAP 0x0001 /* Ext-reg capability */ 58 #define BMSR_ANEGCAPABLE 0x0008 /* Able to do auto-negotiation */ 60 #define BMSR_ANEGCOMPLETE 0x0020 /* Auto-negotiation complete */ 63 #define BMSR_100HALF2 0x0200 /* Can do 100BASE-T2 HDX */ 64 #define BMSR_100FULL2 0x0400 /* Can do 100BASE-T2 FDX */ [all …]
|
/linux-6.14.4/drivers/gpu/drm/i915/gt/ |
D | selftest_ring.c | 1 // SPDX-License-Identifier: GPL-2.0 14 kref_init(&ring->ref); in mock_ring() 15 ring->size = sz; in mock_ring() 16 ring->wrap = BITS_PER_TYPE(ring->size) - ilog2(sz); in mock_ring() 17 ring->effective_size = sz; in mock_ring() 18 ring->vaddr = (void *)(ring + 1); in mock_ring() 19 atomic_set(&ring->pin_count, 1); in mock_ring() 39 result = -1; in check_ring_direction() 46 return -EINVAL; in check_ring_direction() 60 err |= check_ring_direction(ring, prev, next, -1); in check_ring_step() [all …]
|
D | intel_breadcrumbs_types.h | 1 /* SPDX-License-Identifier: MIT */ 22 * bottom-half of the user interrupt) to the first client. After 26 * transferring the bottom-half status to the next client in the queue. 29 * bottom-half, we reduce the latency of the first waiter by avoiding
|
/linux-6.14.4/Documentation/devicetree/bindings/interrupt-controller/ |
D | cirrus,clps711x-intc.txt | 5 - compatible: Should be "cirrus,ep7209-intc". 6 - reg: Specifies base physical address of the registers set. 7 - interrupt-controller: Identifies the node as an interrupt controller. 8 - #interrupt-cells: Specifies the number of cells needed to encode an 13 --------------------------- 24 12: UTXINT1 UART1 transmit FIFO half empty 25 13: URXINT1 UART1 receive FIFO half full 29 17: SS2RX SSI2 receive FIFO half or greater full 30 18: SS2TX SSI2 transmit FIFO less than half empty 31 28: UTXINT2 UART2 transmit FIFO half empty [all …]
|
/linux-6.14.4/drivers/media/usb/stk1160/ |
D | stk1160-reg.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 6 * <elezegarcia--a.t--gmail.com> 10 * <rmthomas--a.t--sciolus.org> 19 /* Power-on Strapping Data */ 39 * Bit 0 - Horizontal Decimation Control 42 * Bit 1 - Decimates Half or More Column 43 * 0 Decimates less than half from original column, 45 * 1 Decimates half or more from original column, 47 * Bit 2 - Vertical Decimation Control 50 * Bit 3 - Vertical Greater or Equal to Half [all …]
|
/linux-6.14.4/drivers/net/ethernet/8390/ |
D | stnic.c | 1 // SPDX-License-Identifier: GPL-2.0-only 2 /* stnic.c : A SH7750 specific part of driver for NS DP83902A ST-NIC. 18 #include <mach-se/mach/se.h> 29 #define half unsigned short macro 97 *(vhalf *) (PA_83902 + ((reg) << 1)) = ((half) (val) << 8); in STNIC_WRITE() 109 return -ENODEV; in stnic_probe() 114 return -ENOMEM; in stnic_probe() 122 dev->base_addr = 0x1000; in stnic_probe() 123 dev->irq = IRQ_STNIC; in stnic_probe() 124 dev->netdev_ops = &ei_netdev_ops; in stnic_probe() [all …]
|
/linux-6.14.4/drivers/gpu/drm/xe/abi/ |
D | guc_log_abi.h | 1 /* SPDX-License-Identifier: MIT */ 21 * struct guc_log_buffer_state - GuC log buffer state 28 * When any type of log buffer becomes half full, GuC sends a flush interrupt. 29 * GuC firmware expects that while it is writing to 2nd half of the buffer, 30 * first half would get consumed by Host and then get a flush completed 32 * causing loss of logs. So when buffer gets half filled & Xe has requested 56 * the buffer on log buffer half full or state capture notification 71 /** @version: The Guc-Log-Entry format version */
|
/linux-6.14.4/Documentation/input/devices/ |
D | rotary-encoder.rst | 2 rotary-encoder - a generic driver for GPIO connected devices 8 -------- 11 peripherals with two wires. The outputs are phase-shifted by 90 degrees 16 a stable state with both outputs high (half-period mode) and some have 17 a stable state in all steps (quarter-period mode). 33 |<-------->| 36 |<-->| 37 one step (half-period mode) 40 one step (quarter-period mode) 47 ---------------------- [all …]
|
/linux-6.14.4/include/uapi/linux/dvb/ |
D | osd.h | 1 /* SPDX-License-Identifier: LGPL-2.1+ WITH Linux-syscall-note */ 3 * osd.h - DEPRECATED On Screen Display API 18 /* All functions return -2 on "not open" */ 27 * returns 0 on success, -1 on DRAM allocation error, -2 on "already open" 57 * returns 0 on success, -1 on error 64 * R,G,B, and a opacity value: 0->transparent, 1..254->mix, 255->pixel 74 * returns 0 on success, -1 on error 77 /* returns color number of pixel <x>,<y>, or -1 */ 81 * returns 0 on success, -1 on clipping all pixel (no pixel drawn) 88 * returns 0 on success, -1 on clipping all pixel [all …]
|
/linux-6.14.4/drivers/net/ethernet/atheros/atlx/ |
D | atlx.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 2 /* atlx_hw.h -- common hardware definitions for Attansic network drivers 4 * Copyright(c) 2005 - 2006 Attansic Corporation. All rights reserved. 5 * Copyright(c) 2006 - 2007 Chris Snook <[email protected]> 6 * Copyright(c) 2006 - 2008 Jay Cliburn <[email protected]> 10 * Copyright(c) 1999 - 2005 Intel Corporation. All rights reserved. 149 /* IRQ Anti-Lost Timer Initial Value Register */ 228 /* MAC Half-Duplex Control Register */ 246 /* Wake-On-Lan control register */ 303 #define MII_CR_FULL_DUPLEX 0x0100 /* FDX =1, half duplex =0 */ [all …]
|
/linux-6.14.4/drivers/soc/fsl/qe/ |
D | tsa.c | 1 // SPDX-License-Identifier: GPL-2.0 11 #include <dt-bindings/soc/cpm1-fsl,tsa.h> 12 #include <dt-bindings/soc/qe-fsl,tsa.h> 51 * - CPM1: 32bit register split in 2*16bit (16bit TDM) 52 * - QE: 4x16bit registers, one per TDM 183 return container_of(tsa_serial, struct tsa, serials[tsa_serial->id]); in tsa_serial_get_tsa() 229 return tsa->version == TSA_QE; in tsa_is_qe() 238 switch (tsa_serial->id) { in tsa_qe_serial_get_num() 248 dev_err(tsa->dev, "Unsupported serial id %u\n", tsa_serial->id); in tsa_qe_serial_get_num() 249 return -EINVAL; in tsa_qe_serial_get_num() [all …]
|
/linux-6.14.4/drivers/gpu/drm/sun4i/ |
D | sun4i_hdmi_tmds_clk.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 6 * Maxime Ripard <maxime.ripard@free-electrons.com> 9 #include <linux/clk-provider.h> 31 bool *half) in sun4i_tmds_calc_divider() argument 49 (rate - tmp_rate) < (rate - best_rate)) { in sun4i_tmds_calc_divider() 57 if (div && half) { in sun4i_tmds_calc_divider() 59 *half = is_double; in sun4i_tmds_calc_divider() 72 unsigned long rate = req->rate; in sun4i_tmds_determine_rate() 88 for (j = tmds->div_offset ?: 1; in sun4i_tmds_determine_rate() 89 j < (16 + tmds->div_offset); j++) { in sun4i_tmds_determine_rate() [all …]
|
/linux-6.14.4/drivers/soc/ixp4xx/ |
D | ixp4xx-qmgr.c | 1 // SPDX-License-Identifier: GPL-2.0-only 21 static u32 used_sram_bitmap[4]; /* 128 16-dword pages */ 37 __raw_writel(val, &qmgr_regs->acc[queue][0]); in qmgr_put_entry() 43 val = __raw_readl(&qmgr_regs->acc[queue][0]); in qmgr_get_entry() 55 return (__raw_readl(&qmgr_regs->stat1[queue >> 3]) in __qmgr_get_stat1() 62 return (__raw_readl(&qmgr_regs->stat2[queue >> 4]) in __qmgr_get_stat2() 67 * qmgr_stat_empty() - checks if a hardware queue is empty 70 * Returns non-zero value if the queue is empty. 79 * qmgr_stat_below_low_watermark() - checks if a queue is below low watermark 82 * Returns non-zero value if the queue is below low watermark. [all …]
|
/linux-6.14.4/drivers/clk/sunxi/ |
D | clk-sun4i-tcon-ch1.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 5 * Maxime Ripard <maxime.ripard@free-electrons.com> 8 #include <linux/clk-provider.h> 40 spin_lock_irqsave(&tclk->lock, flags); in tcon_ch1_disable() 41 reg = readl(tclk->reg); in tcon_ch1_disable() 43 writel(reg, tclk->reg); in tcon_ch1_disable() 44 spin_unlock_irqrestore(&tclk->lock, flags); in tcon_ch1_disable() 53 spin_lock_irqsave(&tclk->lock, flags); in tcon_ch1_enable() 54 reg = readl(tclk->reg); in tcon_ch1_enable() 56 writel(reg, tclk->reg); in tcon_ch1_enable() [all …]
|
/linux-6.14.4/arch/parisc/include/asm/ |
D | checksum.h | 1 /* SPDX-License-Identifier: GPL-2.0 */ 9 * and adds in "sum" (32-bit) 11 * returns a 32-bit number suitable for feeding into itself 17 * it's best to have buff aligned on a 32-bit boundary 34 " addib,<= -4, %2, 2f\n" in ip_fast_csum() 43 " addib,> -1, %2, 1b\n" in ip_fast_csum() 51 " subi -1, %0, %0\n" in ip_fast_csum() 66 /* add the swapped two 16-bit halves of sum, in csum_fold() 67 a possible carry from adding the two 16-bit halves, in csum_fold() 68 will carry from the lower half into the upper half, in csum_fold() [all …]
|
/linux-6.14.4/drivers/net/can/spi/mcp251xfd/ |
D | mcp251xfd-ram.c | 1 // SPDX-License-Identifier: GPL-2.0 3 // mcp251xfd - Microchip MCP251xFD Family CAN controller driver 6 // Marc Kleine-Budde <[email protected]> 9 #include "mcp251xfd-ram.h" 17 max = min_t(u8, obj->max, obj->fifo_num * config->fifo_depth); in can_ram_clamp() 18 return clamp(val, obj->min, max); in can_ram_clamp() 26 u8 fifo_num = obj->fifo_num; in can_ram_rounddown_pow_of_two() 35 * coalescing or only half of FIFO (FIFO Half Full in can_ram_rounddown_pow_of_two() 36 * IRQ) and use remaining half for normal objects. in can_ram_rounddown_pow_of_two() 38 ret = min_t(u8, coalesce * 2, config->fifo_depth); in can_ram_rounddown_pow_of_two() [all …]
|
/linux-6.14.4/tools/testing/ktest/ |
D | config-bisect.pl | 1 #!/usr/bin/perl -w 2 # SPDX-License-Identifier: GPL-2.0-only 4 # Copyright 2015 - Steven Rostedt, Red Hat Inc. 5 # Copyright 2017 - Steven Rostedt, VMware, Inc. 9 # config-bisect.pl [options] good-config bad-config [good|bad] 12 # Compares a good config to a bad config, then takes half of the diffs 15 # good config and will try to make half of the differences of between 18 # exactly half of the configs that are different between the two config 24 # $ config-bisect.pl /path/to/good/config /path/to/bad/config 31 # The algorithm will run, merging half of the differences between [all …]
|
/linux-6.14.4/include/clocksource/ |
D | timer-davinci.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 22 * struct davinci_timer_cfg - davinci clocksource driver configuration struct 25 * @cmp_off: if set - it specifies the compare register used for clockevent 28 * clock half for both clocksource and clockevent and the compare register 32 * This is only used by da830 the DSP of which uses the top half. The timer 33 * driver still configures the top half to run in free-run mode.
|
/linux-6.14.4/sound/soc/fsl/ |
D | lpc3xxx-i2s.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 19 struct mutex lock; /* To serialize user-space access */ 50 #define LPC3XXX_I2S_WS_HP(s) FIELD_PREP(0x7FC0, s) /* Word select half period - 1 */ 53 #define LPC3XXX_I2S_WW32_HP 0x1f /* Word select half period for 32bit word width */ 54 #define LPC3XXX_I2S_WW16_HP 0x0f /* Word select half period for 16bit word width */ 55 #define LPC3XXX_I2S_WW8_HP 0x7 /* Word select half period for 8bit word width */
|
/linux-6.14.4/tools/testing/selftests/powerpc/tm/ |
D | tm-signal.S | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 57 * 'all good' return value, zero is used to indicate a non-doomed 67 /* Get the second half of the array */ 74 /* Get the second half of the array */ 81 /* Get the second half of the array */ 88 /* Get the second half of the array */
|
/linux-6.14.4/arch/riscv/crypto/ |
D | chacha-riscv64-zvkb.S | 1 /* SPDX-License-Identifier: Apache-2.0 OR BSD-2-Clause */ 3 // This file is dual-licensed, meaning that you can use it under your 39 // The generated code of this file depends on the following RISC-V extensions: 40 // - RV64I 41 // - RISC-V Vector ('V') with VLEN >= 128 42 // - RISC-V Vector Cryptography Bit-manipulation extension ('Zvkb') 87 vror.vi \d0, \d0, 32 - 16 88 vror.vi \d1, \d1, 32 - 16 89 vror.vi \d2, \d2, 32 - 16 90 vror.vi \d3, \d3, 32 - 16 [all …]
|
/linux-6.14.4/Documentation/arch/arm64/ |
D | arm-cca.rst | 1 .. SPDX-License-Identifier: GPL-2.0 24 is split into two. The lower half is protected - any memory that is 25 mapped in this half cannot be seen by the Normal World and the RMM 28 guest's cooperation). The upper half is shared, the Normal World is free 43 ---------------------- 55 (specifically earlycon) must be specified in the upper half of IPA. 68 ----------
|
/linux-6.14.4/arch/x86/math-emu/ |
D | reg_round.S | 1 /* SPDX-License-Identifier: GPL-2.0 */ 3 /*---------------------------------------------------------------------------+ 10 | Australia. E-mail [email protected] | 20 | Return value is the tag of the answer, or-ed with FPU_Exception if | 21 | one was raised, or -1 on internal error. | 26 +---------------------------------------------------------------------------*/ 28 /*---------------------------------------------------------------------------+ 47 | must be non-zero. | 48 | If the significand extension is non-zero then the significand is | 52 | non-zero values: | [all …]
|
/linux-6.14.4/arch/sh/drivers/dma/ |
D | dmabrg.c | 1 // SPDX-License-Identifier: GPL-2.0 5 * (c) 2007 MSC Vertriebsges.m.b.H, Manuel Lauss <mlau@msc-ge.com> 17 * from USB-SRAM/Audio units to main memory (and also the LCDC; but that 23 * ----------------------------------------------------- 24 * 0 | USB-DMA | ... | xfer done | DMABRGI1 25 * 1 | USB-UAE | ... | USB addr err.| DMABRGI0 27 * 3 | HAC0/SSI0 | play| half done | DMABRGI2 29 * 5 | HAC0/SSI0 | rec | half done | DMABRGI2 31 * 7 | HAC1/SSI1 | play| half done | DMABRGI2 33 * 9 | HAC1/SSI1 | rec | half done | DMABRGI2 [all …]
|