Home
last modified time | relevance | path

Searched refs:regSDMA1_QUEUE1_IB_BASE_LO_BASE_IDX (Results 1 – 3 of 3) sorted by relevance

/linux-6.14.4/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_12_0_0_offset.h1283 #define regSDMA1_QUEUE1_IB_BASE_LO_BASE_IDX … macro
Dgc_11_0_0_offset.h1153 #define regSDMA1_QUEUE1_IB_BASE_LO_BASE_IDX … macro
Dgc_11_0_3_offset.h1165 #define regSDMA1_QUEUE1_IB_BASE_LO_BASE_IDX … macro