Home
last modified time | relevance | path

Searched refs:regMPCC_OGAM0_MPCC_OGAM_CONTROL_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux-6.14.4/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_1_5_offset.h6439 #define regMPCC_OGAM0_MPCC_OGAM_CONTROL_BASE_IDX … macro
Ddcn_3_5_1_offset.h12260 #define regMPCC_OGAM0_MPCC_OGAM_CONTROL_BASE_IDX … macro
Ddcn_3_1_2_offset.h6680 #define regMPCC_OGAM0_MPCC_OGAM_CONTROL_BASE_IDX … macro
Ddcn_3_2_0_offset.h4982 #define regMPCC_OGAM0_MPCC_OGAM_CONTROL_BASE_IDX … macro
Ddcn_3_1_4_offset.h13347 #define regMPCC_OGAM0_MPCC_OGAM_CONTROL_BASE_IDX … macro
Ddcn_3_5_0_offset.h12281 #define regMPCC_OGAM0_MPCC_OGAM_CONTROL_BASE_IDX … macro
Ddcn_3_2_1_offset.h4981 #define regMPCC_OGAM0_MPCC_OGAM_CONTROL_BASE_IDX … macro
Ddcn_4_1_0_offset.h5521 #define regMPCC_OGAM0_MPCC_OGAM_CONTROL_BASE_IDX … macro
Ddcn_3_1_6_offset.h6900 #define regMPCC_OGAM0_MPCC_OGAM_CONTROL_BASE_IDX … macro