Home
last modified time | relevance | path

Searched refs:regDSC_TOP0_DSC_TOP_CONTROL_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux-6.14.4/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_1_5_offset.h12443 #define regDSC_TOP0_DSC_TOP_CONTROL_BASE_IDX … macro
Ddcn_3_5_1_offset.h10463 #define regDSC_TOP0_DSC_TOP_CONTROL_BASE_IDX … macro
Ddcn_3_1_2_offset.h12578 #define regDSC_TOP0_DSC_TOP_CONTROL_BASE_IDX … macro
Ddcn_3_2_0_offset.h11826 #define regDSC_TOP0_DSC_TOP_CONTROL_BASE_IDX … macro
Ddcn_3_1_4_offset.h11585 #define regDSC_TOP0_DSC_TOP_CONTROL_BASE_IDX … macro
Ddcn_3_5_0_offset.h10484 #define regDSC_TOP0_DSC_TOP_CONTROL_BASE_IDX … macro
Ddcn_3_2_1_offset.h11829 #define regDSC_TOP0_DSC_TOP_CONTROL_BASE_IDX … macro
Ddcn_4_1_0_offset.h12012 #define regDSC_TOP0_DSC_TOP_CONTROL_BASE_IDX … macro
Ddcn_3_1_6_offset.h13174 #define regDSC_TOP0_DSC_TOP_CONTROL_BASE_IDX … macro