Home
last modified time | relevance | path

Searched refs:regDC_GPU_TIMER_READ_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux-6.14.4/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_1_5_offset.h459 #define regDC_GPU_TIMER_READ_BASE_IDX … macro
Ddcn_3_5_1_offset.h1673 #define regDC_GPU_TIMER_READ_BASE_IDX … macro
Ddcn_3_1_2_offset.h690 #define regDC_GPU_TIMER_READ_BASE_IDX … macro
Ddcn_3_2_0_offset.h275 #define regDC_GPU_TIMER_READ_BASE_IDX … macro
Ddcn_3_1_4_offset.h1951 #define regDC_GPU_TIMER_READ_BASE_IDX … macro
Ddcn_3_5_0_offset.h1694 #define regDC_GPU_TIMER_READ_BASE_IDX … macro
Ddcn_3_2_1_offset.h275 #define regDC_GPU_TIMER_READ_BASE_IDX … macro
Ddcn_4_1_0_offset.h296 #define regDC_GPU_TIMER_READ_BASE_IDX … macro
Ddcn_3_1_6_offset.h894 #define regDC_GPU_TIMER_READ_BASE_IDX … macro