Home
last modified time | relevance | path

Searched refs:regCM1_CM_POST_CSC_C11_C12_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux-6.14.4/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_1_5_offset.h4295 #define regCM1_CM_POST_CSC_C11_C12_BASE_IDX … macro
Ddcn_3_5_1_offset.h4985 #define regCM1_CM_POST_CSC_C11_C12_BASE_IDX … macro
Ddcn_3_1_2_offset.h4536 #define regCM1_CM_POST_CSC_C11_C12_BASE_IDX … macro
Ddcn_3_2_0_offset.h3760 #define regCM1_CM_POST_CSC_C11_C12_BASE_IDX … macro
Ddcn_3_1_4_offset.h5445 #define regCM1_CM_POST_CSC_C11_C12_BASE_IDX … macro
Ddcn_3_5_0_offset.h5006 #define regCM1_CM_POST_CSC_C11_C12_BASE_IDX … macro
Ddcn_3_2_1_offset.h3759 #define regCM1_CM_POST_CSC_C11_C12_BASE_IDX … macro
Ddcn_4_1_0_offset.h4070 #define regCM1_CM_POST_CSC_C11_C12_BASE_IDX … macro
Ddcn_3_1_6_offset.h4756 #define regCM1_CM_POST_CSC_C11_C12_BASE_IDX … macro