Home
last modified time | relevance | path

Searched refs:SMU_INTERRUPT_CONTROL__DC_SMU_INT_ENABLE_MASK (Results 1 – 19 of 19) sorted by relevance

/linux-6.14.4/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_8_0_sh_mask.h1481 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_ENABLE_MASK 0x1 macro
Ddce_10_0_sh_mask.h1511 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_ENABLE_MASK 0x1 macro
Ddce_11_0_sh_mask.h1419 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_ENABLE_MASK 0x1 macro
Ddce_11_2_sh_mask.h1547 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_ENABLE_MASK 0x1 macro
Ddce_12_0_sh_mask.h2607 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_ENABLE_MASK … macro
/linux-6.14.4/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_0_3_sh_mask.h1309 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_ENABLE_MASK … macro
Ddcn_2_1_0_sh_mask.h2107 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_ENABLE_MASK … macro
Ddcn_1_0_sh_mask.h3606 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_ENABLE_MASK … macro
Ddcn_3_2_1_sh_mask.h2763 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_ENABLE_MASK … macro
Ddcn_3_5_0_sh_mask.h8136 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_ENABLE_MASK … macro
Ddcn_3_5_1_sh_mask.h8115 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_ENABLE_MASK … macro
Ddcn_3_1_2_sh_mask.h5598 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_ENABLE_MASK … macro
Ddcn_3_1_6_sh_mask.h6193 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_ENABLE_MASK … macro
Ddcn_3_0_2_sh_mask.h2178 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_ENABLE_MASK … macro
Ddcn_3_1_4_sh_mask.h10345 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_ENABLE_MASK … macro
Ddcn_2_0_0_sh_mask.h2375 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_ENABLE_MASK … macro
Ddcn_3_0_0_sh_mask.h2250 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_ENABLE_MASK … macro
Ddcn_4_1_0_sh_mask.h3095 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_ENABLE_MASK … macro
Ddcn_3_2_0_sh_mask.h2764 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_ENABLE_MASK … macro