Home
last modified time | relevance | path

Searched refs:abcs (Results 1 – 5 of 5) sorted by relevance

/btstack/port/renesas-ek-ra6m4a-da14531/e2-project/ra/fsp/inc/instances/
H A Dr_sci_uart.h150 uint8_t abcs : 1; ///< Asynchronous Mode Base Clock Select member
161 uint8_t abcs : 1; ///< Asynchronous Mode Base Clock Select member
/btstack/port/renesas-tb-s1ja-cc256x/template/btstack_example/synergy/ssp/src/driver/r_sci_uart/hw/
H A Dhw_sci_common.h70 uint8_t abcs; /**< ABCS value to get divisor */ member
236 p_reg->SEMR_b.ABCS = (uint8_t)(SCI_SEMR_ABCS_VALUE_MASK & pbaudinfo->abcs); in HW_SCI_UartBitRateSet()
/btstack/port/renesas-ek-ra6m4a-da14531/e2-project/ra/fsp/src/r_sci_uart/
H A Dr_sci_uart.c148 uint8_t abcs : 1; /**< ABCS value to get divisor */ member
1014 … if (((uint8_t) select_16_base_clk_cycles) ^ (g_async_baud[i].abcs | g_async_baud[i].abcse)) in R_SCI_UART_BaudCalculate()
1089 p_baud_setting->semr_baudrate_bits_b.abcs = g_async_baud[i].abcs; in R_SCI_UART_BaudCalculate()
/btstack/port/renesas-ek-ra6m4a-da14531/e2-project/ra_gen/
H A Dhal_data.c165 ….semr_baudrate_bits_b.abcs = 0, .semr_baudrate_bits_b.bgdm = 1, .cks = 0, .brr = 6, .mddr = (uint8…
/btstack/port/renesas-tb-s1ja-cc256x/template/btstack_example/synergy/ssp/src/driver/r_sci_uart/
H A Dr_sci_uart.c1265 if ((!select_16_base_clk_cycles) ^ (p_baudinfo[i].abcs | p_baudinfo[i].abcse)) in r_sci_uart_brr_mddr_calculate()