Searched refs:ddr_in32 (Results 1 – 8 of 8) sorted by relevance
/aosp_15_r20/external/arm-trusted-firmware/drivers/nxp/ddr/nxp-ddr/ |
H A D | ddrc.c | 59 uint32_t dec_9 = ddr_in32(&ddr->dec[9]); in bist() 66 cs0_config = ddr_in32(&ddr->csn_cfg[0]); in bist() 70 csn_bnds[i] = ddr_in32(&ddr->bnds[i].a); in bist() 81 temp32 = ddr_in32(&ddr->dec[i >> 2U]); in bist() 92 map_save = ddr_in32(&ddr->dec[pos >> 2]); in bist() 111 mtcr = ddr_in32(&ddr->mtcr); in bist() 119 err_detect = ddr_in32(&ddr->err_detect); in bist() 120 err_sbe = ddr_in32(&ddr->err_sbe); in bist() 154 val = ddr_in32(ddr); in dump_ddrc() 172 } while (timeout-- > 0 && ((ddr_in32(ptr) & bits) != 0)); in set_wait_for_bits_clear() [all …]
|
H A D | utility.c | 190 ver = (ddr_in32(&ddr->ip_rev1) & 0xFFFF) << 8U; in get_ddrc_version() 191 ver |= (ddr_in32(&ddr->ip_rev2) & 0xFF00) >> 8U; in get_ddrc_version() 198 unsigned int cs0_config = ddr_in32(&ddr->csn_cfg[0]); in print_ddr_info() 199 unsigned int sdram_cfg = ddr_in32(&ddr->sdram_cfg); in print_ddr_info() 234 cas_lat = ((ddr_in32(&ddr->timing_cfg_1) >> 16) & 0xf); in print_ddr_info() 236 cas_lat += ((ddr_in32(&ddr->timing_cfg_3) >> 12) & 3) << 4; in print_ddr_info()
|
/aosp_15_r20/external/trusty/arm-trusted-firmware/drivers/nxp/ddr/nxp-ddr/ |
D | ddrc.c | 59 uint32_t dec_9 = ddr_in32(&ddr->dec[9]); in bist() 66 cs0_config = ddr_in32(&ddr->csn_cfg[0]); in bist() 70 csn_bnds[i] = ddr_in32(&ddr->bnds[i].a); in bist() 81 temp32 = ddr_in32(&ddr->dec[i >> 2U]); in bist() 92 map_save = ddr_in32(&ddr->dec[pos >> 2]); in bist() 111 mtcr = ddr_in32(&ddr->mtcr); in bist() 119 err_detect = ddr_in32(&ddr->err_detect); in bist() 120 err_sbe = ddr_in32(&ddr->err_sbe); in bist() 154 val = ddr_in32(ddr); in dump_ddrc() 172 } while (timeout-- > 0 && ((ddr_in32(ptr) & bits) != 0)); in set_wait_for_bits_clear() [all …]
|
D | utility.c | 203 ver = (ddr_in32(&ddr->ip_rev1) & 0xFFFF) << 8U; in get_ddrc_version() 204 ver |= (ddr_in32(&ddr->ip_rev2) & 0xFF00) >> 8U; in get_ddrc_version() 211 unsigned int cs0_config = ddr_in32(&ddr->csn_cfg[0]); in print_ddr_info() 212 unsigned int sdram_cfg = ddr_in32(&ddr->sdram_cfg); in print_ddr_info() 247 cas_lat = ((ddr_in32(&ddr->timing_cfg_1) >> 16) & 0xf); in print_ddr_info() 249 cas_lat += ((ddr_in32(&ddr->timing_cfg_3) >> 12) & 3) << 4; in print_ddr_info()
|
/aosp_15_r20/external/trusty/arm-trusted-firmware/include/drivers/nxp/ddr/ |
D | ddr_io.h | 23 #define ddr_in32(a) bswap32(mmio_read_32((uintptr_t)(a))) macro 27 #define ddr_in32(a) mmio_read_32((uintptr_t)(a)) macro 33 #define ddr_setbits32(a, v) ddr_out32((a), ddr_in32(a) | (v)) 34 #define ddr_clrbits32(a, v) ddr_out32((a), ddr_in32(a) & ~(v)) 35 #define ddr_clrsetbits32(a, c, s) ddr_out32((a), (ddr_in32(a) & ~(c)) \
|
/aosp_15_r20/external/arm-trusted-firmware/include/drivers/nxp/ddr/ |
H A D | ddr_io.h | 23 #define ddr_in32(a) bswap32(mmio_read_32((uintptr_t)(a))) macro 27 #define ddr_in32(a) mmio_read_32((uintptr_t)(a)) macro 33 #define ddr_setbits32(a, v) ddr_out32((a), ddr_in32(a) | (v)) 34 #define ddr_clrbits32(a, v) ddr_out32((a), ddr_in32(a) & ~(v)) 35 #define ddr_clrsetbits32(a, c, s) ddr_out32((a), (ddr_in32(a) & ~(c)) \
|
/aosp_15_r20/external/arm-trusted-firmware/drivers/nxp/ddr/fsl-mmdc/ |
H A D | fsl_mmdc.c | 30 while ((ddr_in32(ptr) & bits) != 0) { in set_wait_for_bits_clear()
|
/aosp_15_r20/external/trusty/arm-trusted-firmware/drivers/nxp/ddr/fsl-mmdc/ |
D | fsl_mmdc.c | 30 while ((ddr_in32(ptr) & bits) != 0) { in set_wait_for_bits_clear()
|